atmega32u4-16mu ATMEL Corporation, atmega32u4-16mu Datasheet - Page 226

• Manufacturer Part Number: atmega32u4-16mu
• Description: Atmega32u4 8-bit Avr Microcontroller With 32k Bytes Of Isp Flash And Usb Controller
• Manufacturer: ATMEL Corporation

19.10.4
226
ATmega32U4
USART Control and Status Register n C – UCSRnC
• Bit 4 – RXENn: Receiver Enable n
Writing this bit to one enables the USART Receiver. The Receiver will override normal port oper-
ation for the RxDn pin when enabled. Disabling the Receiver will flush the receive buffer
invalidating the FEn, DORn, and UPEn Flags.
• Bit 3 – TXENn: Transmitter Enable n
Writing this bit to one enables the USART Transmitter. The Transmitter will override normal port
operation for the TxDn pin when enabled. The disabling of the Transmitter (writing TXENn to
zero) will not become effective until ongoing and pending transmissions are completed, i.e.,
when the Transmit Shift Register and Transmit Buffer Register do not contain data to be trans-
mitted. When disabled, the Transmitter will no longer override the TxDn port.
• Bit 2 – UCSZn2: Character Size n
The UCSZn2 bits combined with the UCSZn1:0 bit in UCSRnC sets the number of data bits
(Character SiZe) in a frame the Receiver and Transmitter use.
• Bit 1 – RXB8n: Receive Data Bit 8 n
RXB8n is the ninth data bit of the received character when operating with serial frames with nine
data bits. Must be read before reading the low bits from UDRn.
• Bit 0 – TXB8n: Transmit Data Bit 8 n
TXB8n is the ninth data bit in the character to be transmitted when operating with serial frames
with nine data bits. Must be written before writing the low bits to UDRn.
• Bits 7:6 – UMSELn1:0 USART Mode Select
These bits select the mode of operation of the USARTn as shown in
Table 19-4.
Note:
• Bits 5:4 – UPMn1:0: Parity Mode
These bits enable and set type of parity generation and check. If enabled, the Transmitter will
automatically generate and send the parity of the transmitted data bits within each frame. The
Bit
Read/Write
Initial Value
UMSELn1
1. See
0
0
1
1
operation
7
UMSELn1
R/W
0
UMSELn Bits Settings
“USART in SPI Mode” on page 233
6
UMSELn0
R/W
0
UMSELn0
0
1
0
1
5
UPMn1
R/W
0
4
UPMn0
R/W
0
Mode
Asynchronous USART
Synchronous USART
(Reserved)
Master SPI (MSPIM)
3
USBSn
R/W
0
for full description of the Master SPI Mode (MSPIM)
2
UCSZn1
R/W
1
(1)
1
UCSZn0
R/W
1
Table
0
UCPOLn
R/W
0
19-4.
UCSRnC
7766A–AVR–03/08