mc9s12vr48 Freescale Semiconductor, Inc, mc9s12vr48 Datasheet - Page 317

no-image

mc9s12vr48

Manufacturer Part Number
mc9s12vr48
Description
S12 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
10.3.2.5
Read: Anytime, if AMAP = 1
Write: Anytime, if AMAP = 1
Freescale Semiconductor
Module Base + 0x0002
BERRM[1:0]
BKDFE
Reset
Field
2:1
0
W
R
BERRM1
Bit Error Mode — Those two bits determines the functionality of the bit error detect feature. See
Break Detect Feature Enable — BKDFE enables the break detect circuitry.
0 Break detect circuit disabled
1 Break detect circuit enabled
SCI Alternative Control Register 2 (SCIACR2)
0
0
1
1
0
0
7
= Unimplemented or Reserved
BERRM0
Figure 10-8. SCI Alternative Control Register 2 (SCIACR2)
0
1
0
1
0
0
6
Bit error detect circuit is disabled
Receive input sampling occurs during the 9th time tick of a transmitted bit
(refer to
Receive input sampling occurs during the 13th time tick of a transmitted bit
(refer to
Reserved
MC9S12VR Family Reference Manual, Rev. 2.2
Table 10-8. SCIACR2 Field Descriptions
Preliminary - Subject to Change Without Notice
Table 10-9. Bit Error Mode Coding
0
0
5
Figure
Figure
10-19)
10-19)
0
0
4
Description
Function
0
0
3
Serial Communication Interface (S12SCIV5)
BERRM1
0
2
BERRM0
0
1
Table
BKDFE
10-9.
0
0
317

Related parts for mc9s12vr48