mc9s12vr48 Freescale Semiconductor, Inc, mc9s12vr48 Datasheet - Page 397

• Manufacturer Part Number: mc9s12vr48
• Description: S12 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

12.4.5
Clearing the PAMOD bit configures the PACNT for event counter operation. An active edge on the IOC7
pin increments the pulse accumulator counter. The PEDGE bit selects falling edges or rising edges to
increment the count.
The Pulse Accumulator counter register reflect the number of active input edges on the PACNT input pin
since the last reset.
The PAOVF bit is set when the accumulator rolls over from 0xFFFF to 0x0000. The pulse accumulator
overflow interrupt enable bit, PAOVI, enables the PAOVF flag to generate interrupt requests.
12.4.6
Setting the PAMOD bit configures the pulse accumulator for gated time accumulation operation. An active
level on the PACNT input pin enables a divided-by-64 clock to drive the pulse accumulator. The PEDGE
bit selects low levels or high levels to enable the divided-by-64 clock.
The trailing edge of the active level at the IOC7 pin sets the PAIF. The PAI bit enables the PAIF flag to
generate interrupt requests.
The pulse accumulator counter register reflect the number of pulses from the divided-by-64 clock since the
last reset.
12.5
The reset state of each individual bit is listed within
which details the registers and their bit fields.
12.6
This section describes interrupts originated by the TIM16B8CV3 block.
generated by the TIM16B8CV3 to communicate with the MCU.
Freescale Semiconductor
Resets
Interrupts
Event Counter Mode
Gated Time Accumulation Mode
The PACNT input and timer channel 7 use the same pin IOC7. To use the
IOC7, disconnect it from the output logic by clearing the channel 7 output
mode and output level bits, OM7 and OL7. Also clear the channel 7 output
compare 7 mask bit, OC7M7.
The pulse accumulator counter can operate in event counter mode even
when the timer enable bit, TEN, is clear.
The timer prescaler generates the divided-by-64 clock. If the timer is not
active, there is no divided-by-64 clock.
MC9S12VR Family Reference Manual, Rev. 2.2
Preliminary - Subject to Change Without Notice
NOTE
NOTE
NOTE
Section 12.3, “Memory Map and Register Definition”
Table 12-25
Timer Module (TIM16B8CV3)
lists the interrupts
397