SDA9410-B13 MICRONAS [Micronas], SDA9410-B13 Datasheet - Page 65
SDA9410-B13
Manufacturer Part Number
SDA9410-B13
Description
Display Processor and Scan Rate Converter using Embedded DRAM Technology Units
Manufacturer
MICRONAS [Micronas]
Datasheet
1.SDA9410-B13.pdf
(179 pages)
- Current page: 65 of 179
- Download datasheet (4Mb)
SDA9410
Table 57
Starting in SRC mode with a PIP insertion (step 1) at first a field based up conversion
mode must be chosen for both channels, e.g. AABB conversion for interlaced modes and
intrafield interpolation for progressive modes (step 2). Now the capacity for the master
channel can be reduced to 1 field (step 3). The free memory capacity is used to write the
slave data at two address areas in parallel corresponding to SRC-PIP configuration and
SSC configuration. In step 4 the reading of the slave channel data is switched to SSC
configuration. In the last step also the master channel is switched to SSC mode. In this
configuration we can store 1 field of the master channel and 2 fields of the slave channel.
The Joint Line Controller can be activated and joint line free display is possible.
Reducing the size of the master picture and enlarging the slave picture size is performed
in step 6 in table . During this phase we can get problems with joint line free display of
the master picture until the horizontal width is below 512 pixel. Now also the master
channel is enabled to store 2 fields and joint line free display is possible again (step 7).
In this configuration double window display is performed.
During all steps positioning of both pictures is free programmable to enable multiple
variations of the animation.
Figure 28
65
Steps MEM-
6
7
SSC-Mode, AABB (A+B):
-master picure becomes smaller
-slave picture becomes larger
M
OP
01
01
ORG-
MEMM
0
1
Changing the picture sizes to double window format
Completing the operations to a master slave exchange
S
ORG-
MEMS
1
1
MEM-
WRM
1
0
MEM-
WRS
0
0
Application modes and memory concept
MEM-
RDS
X
X
M
S
SRC-PIP Mode, ABAB (A+B)
Operation
changing picture sizes of master and slave by
programming the corresponding decimation
I²C Bus parameters
reducing the width below 512 pixel for the
master picture two fields can be stored
Preliminary Data Sheet
Micronas
Related parts for SDA9410-B13
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Scan rate converter using embedded DRAM technology unit
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Video pixel decoder
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Stereo audio DAC
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Multistandard sound processor
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
VAD2150_Micronas.pdf
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
VPS/PDC- plus decoder
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Teletext decoder with embedded 16-bit controller M2
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
High-end picture-in-picture ICs
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Cost-effective picture-in-picture ICs
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Cost-effective picture-in-picture ICs
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Teletext Decoder with Embedded 16-bit Controller
Manufacturer:
Micronas
Datasheet: