SDA9410-B13 MICRONAS [Micronas], SDA9410-B13 Datasheet - Page 78

• Manufacturer Part Number: SDA9410-B13
• Description: Display Processor and Scan Rate Converter using Embedded DRAM Technology Units
• Manufacturer: MICRONAS [Micronas]

SDA9410
1: Background channel
2: Output channel master
3: Output channel slave
The background channel has always the lowest priority. The priority between output
channel master and slave is defined by an I²C Bus parameter PRIORMS. The figure
below shows an example for the combination of the three channels. The background
colour black has lowest priority. The picture content of master channel is a phone and
the picture content of slave channel is a airplane. In this case the slave channel has the
highest priority. To enable or disable the display of the master or slave channel the I²C
parameters MASTERON and SLAVEON can be used.
Figure 35
78
VOUT
(HORPOSM*4)*CLKD
((6 MSBs of BLANDEL)*8 + (2
LSBs of BLANDEL))*CLKD
Output I²C Bus parameter
4*LPFOP+1
BLANK
HOUT
(NAPOPD*4)*CLKD
(HORPOSS*4)*CLKD
(HORWIDTHM*8)*CLKD
(PPLOP*2)*CLKD
(APPLOPD*8)*CLKD
(BLANLEN*8)*CLKD
(HORWIDTHS*4)*CLKD
Output sync controller (OSCM/S)
VERPOSM
VERWIDTHM*8
VERWIDTHS*4
Preliminary Data Sheet
VERPOSS
ALPFOPD*8
(NALOPD+1)*2
Micronas