AK4691EG AKM [Asahi Kasei Microsystems], AK4691EG Datasheet - Page 52

no-image

AK4691EG

Manufacturer Part Number
AK4691EG
Description
4ch ADC + 2ch DAC with MIC/HP/SPK-AMP
Manufacturer
AKM [Asahi Kasei Microsystems]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AK4691EG-L
Manufacturer:
AKM
Quantity:
40 645
Part Number:
AK4691EG-L
Manufacturer:
AKM
Quantity:
20 000
When DACL bit is “1”, Lch/Rch signal of DAC is output from the LOUT/ROUT pins which is single-ended. When
DACL bit is “0”, output signal is muted and LOUT/ROUT pins output LVCM voltage. The load impedance is 10kΩ
(min.). LVOL2-0 bits set the gain of stereo line output. The Power supply voltage for LINEOUT-Amp is supplied from
LVDD pin. The output level of LINEOUT is constant regardless of LVDD voltage. When the output voltage of LVDD
pin is low, the distortion of LINEOUT degrades. Stereo LINEOUT has two kinds of power-save mode in order to support
a common connector of LINEIN/OUT.
1. LMODE bit = “1” (When Line input and Line output are not used as a common connector.)
When the PMLO bit = LOPS bit = “0”, the stereo line output enters power-down mode and the output is pulled-down to
VSS4 by 100kΩ (typ). When the LOPS bit is “1”, stereo line output enters power-save mode. Pop noise at
power-up/down can be reduced by changing PMLO bit at LOPS bit = “1”. In this case, output signal line should be
pulled-down to VSS4 by 20kΩ after AC coupled as
= “1” and LOPS bit = “0”, stereo line output is in normal operation.
MS0672-E-00
Stereo Line Output (LOUT/ROUT pins)
LVOL2 bit
0
0
0
0
1
1
1
Figure 34. External Circuit for Stereo Line Output (in case of using Pop Reduction Circuit)
LOPS bit
Table 44. Stereo Line Output Volume Setting (x: Don’t care, N/A: Not Available)
0
1
LVOL1 bit
Table 45. Stereo Line Output Mode Select @ LMODE bit = “1”
0
0
1
1
0
0
1
PMLO bit
0
1
0
1
DAC
LVOL0 bit
Figure 33. Stereo Line Output
0
1
0
1
0
1
x
Normal Operation
DACL bit
Power-down
Power-save
Power-save
Figure
Mode
ROUT pin
LOUT pin
- 52 -
34. Rise/Fall time is 300ms (max) at C=1μF. When PMLO bit
+5.9dB
+6.5dB
+7.1dB
+2dB
Gain
0dB
1μF
LVOL2-0 bits
220Ω
AVDD voltage
Pull-down to VSS4
LOUT/ROUT pins
Fall down to VSS4
Normal Operation
Rise up to LVCM
N/A
3.0V
3.0V
3.0V
2.8V
2.6V
20kΩ
ROUT pin
LOUT pin
LINEOUT
-3.9dBV
-1.9dBV
+2dBV
+2dBV
+2dBV
(default)
(default)
[AK4691]
2007/11

Related parts for AK4691EG