EVAL-ADUC7032QSPZ Analog Devices Inc, EVAL-ADUC7032QSPZ Datasheet - Page 10

EVAL DEV QUICK START ADUC7032

EVAL-ADUC7032QSPZ

Manufacturer Part Number
EVAL-ADUC7032QSPZ
Description
EVAL DEV QUICK START ADUC7032
Manufacturer
Analog Devices Inc
Series
QuickStart™ PLUS Kitr
Type
MCUr
Datasheet

Specifications of EVAL-ADUC7032QSPZ

Contents
Evaluation Board, Power Supply, Cable, Software, Emulator and Documentation
For Use With/related Products
ADuC7032
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
ADuC7032-8L
Table 4. SPI Slave Mode Timing (PHASE Mode = 1)
Parameter
t
t
t
t
t
t
t
t
t
t
t
1
2
SS
SL
SH
DAV
DSU
DHD
DF
DR
SR
SF
SFS
t
t
HCLK
UCLK
depends on the clock divider or CD bits in PLLCON MMR. t
= 48.8 ns. It corresponds to the 20.48 MHz internal clock from the PLL before the clock divider.
(POLARITY = 0)
(POLARITY = 1)
Description
SS to SCLK edge
SCLK low pulse width
SCLK high pulse width
Data output valid after SCLK edge
Data input setup time before SCLK edge
Data input hold time after SCLK edge
Data output fall time
Data output rise time
SCLK rise time
SCLK fall time
SS high after SCLK edge
SCLK
SCLK
MISO
MOSI
SS
t
CS
1
1
t
DAV
t
SH
Figure 4. SPI Slave Mode Timing (PHASE Mode = 1)
2
t
DSU
HCLK
2
MSB IN
= t
t
MSB
DHD
UCLK
t
Rev.0 | Page 10 of 116
SL
/2
CD
.
t
DF
Min
0
4 × t
UCLK
t
DR
BITS[6:1]
BITS[6:1]
Typ
½ t
(SPIDIV + 1) × t
(SPIDIV + 1) × t
3.5
3.5
3.5
3.5
½ t
SL
SL
t
SR
HCLK
HCLK
LSB IN
t
SF
LSB
Max
(3 × t
t
SFS
UCLK
) + (2 × t
HCLK
)
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for EVAL-ADUC7032QSPZ