HD64F3337YCP16 Renesas Electronics America, HD64F3337YCP16 Datasheet - Page 427

• Manufacturer Part Number: HD64F3337YCP16
• Description: IC H8 MCU FLASH 60K 84PLCC
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300r

Specifications of HD64F3337YCP16

• Core Processor: H8/300
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: Host Interface, I²C, SCI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 74
• Program Memory Size: 60KB (60K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 84-PLCC
• Package: 84PLCC
• Family Name: H8
• Maximum Speed: 16 MHz
• Operating Supply Voltage: 5 V
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 74
• Interface Type: HIF/I2C/SCI
• On-chip Adc: 8-chx10-bit
• On-chip Dac: 2-chx8-bit
• Number Of Timers: 3
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Sample Program for Programming One Byte: This program uses the following registers.
R0H: Specifies blocks to be erased.
R1H: Stores data to be programmed.
R1L: Stores data to be read.
R3:
R4:
R5:
R6L: Used for program-verify fail count.
Arbitrary data can be programmed at an arbitrary address by setting the address in R3 and the data
in R1H.
The setting of #a and #b values depends on the clock frequency. Set #a and #b values according to
tables 19.9 (1) and (2).
FLMCR:
EBR1:
EBR2:
TCSR:
PRGM:
PRGMS:
LOOP1:
LOOP2:
Stores address to be programmed. Valid addresses are H'0000 to H'7FFF.
Sets program and program-verify timing loop counters, and also stores register setting
value.
Sets program timing loop counter.
.EQU
.EQU
.EQU
.EQU
.ALIGN
MOV.B
MOV.B
MOV.B
MOV.W
MOV.B
INC
MOV.W
MOV.W
MOV.W
BSET
SUBS
MOV.W
BNE
BCLR
MOV.W
MOV.W
MOV.B
BSET
DEC
BNE
MOV.B
CMP.B
BEQ
BCLR
H'FF80
H'FF82
H'FF83
H'FFA8
2
#H'**,
R0H,
#H'00,
#H'a,
R1H,
R6L
#H'A578, R4
R4,
R5,
#0,
#1,
R4,
LOOP1
#0,
#H'A500, R4
R4,
#H'b ,
#2,
R4H
LOOP2
@R3,
R1H,
PVOK
#2,
R0H
@EBR*:8
R6L
R5
@R3
@TCSR
R4
@FLMCR:8
R4
R4
@FLMCR:8
@TCSR
R4H
@FLMCR:8
R1L
R1L
@FLMCR:8
;
; Program-verify fail counter
; Set program loop counter
; Dummy write
; Program-verify fail counter + 1
;
; Start watchdog timer
; Set program loop counter
;
;
; Wait loop
;
; Stop watchdog timer
; Set program-verify loop counter
;
; Wait loop
; Read programmed address
; Compare programmed data with read data
; Program-verify decision
;
Set EBR
;
;
;
;
*
Set P bit
Clear P bit
Set PV bit
Clear PV bit
R6L
395