HC230F1020 Altera, HC230F1020 Datasheet - Page 35

no-image

HC230F1020

Manufacturer Part Number
HC230F1020
Description
Manufacturer
Altera
Datasheet

Specifications of HC230F1020

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HC230F1020
Manufacturer:
ALTERA
0
Part Number:
HC230F1020AJ
Manufacturer:
ALTERA
0
Part Number:
HC230F1020ANQ
Manufacturer:
Discera
Quantity:
2 000
Part Number:
HC230F1020AW
Manufacturer:
ALTERA
0
Part Number:
HC230F1020BA
Manufacturer:
ALTERA
0
Part Number:
HC230F1020BL
Manufacturer:
ALTERA
0
Power-Up
Modes
Altera Corporation
September 2008
f
The functionality of structured ASICs is determined before they are
produced. Therefore, they do not require programmability. HardCopy II
structured ASICs follow the same principle, enabling traditional
ASIC-like power up. Although prototyping FPGAs require configuration
upon power up, the HardCopy II structured ASICs do not need to be
configured. HardCopy II devices do not support configuration and
designers should take this into account in the prototyping-to-production
development process. The HardCopy II device does not require a
configuration device, but you must ensure that the nCE pin is low and
that the nCONFIG and nSTATUS pins are high after power up.
1
HardCopy II devices support both instant on and instant on after 50 ms
power-up modes. In the instant on power-up mode, the HardCopy II
device is available for use shortly after the device powers up to a safe
operating voltage. The on-chip power-on reset (POR) circuit will reset all
registers. The nCE, nCONFIG, and nSTATUS signals must be at the
appropriate logic levels for the CONF_DONE output to be tristated once the
POR has elapsed. This option is similar to an ASIC’s functionality upon
power up and is the most likely scenario in production.
In the instant on after 50 ms power-up mode, the HardCopy II device
behaves similarly to the instant on mode, except that there is an
additional delay of 50 ms, during which time the device will be held in
reset. The CONF_DONE output is pulled low during this time, and then
tri-stated after the 50 ms have elapsed.
For more information about which power-up modes HardCopy II
devices support, refer to the Power-Up Modes and Configuration Emulation
in HardCopy Series Devices chapter in the HardCopy Series Handbook.
HardCopy II devices do not support FPGA configuration
emulation and other configuration modes, including remote
system upgrades and design security using configuration
bitstream encryption.
Power-Up Modes
Preliminary
2–27

Related parts for HC230F1020