PI7C8150AMAE Pericom Semiconductor, PI7C8150AMAE Datasheet - Page 84

no-image

PI7C8150AMAE

Manufacturer Part Number
PI7C8150AMAE
Description
IC PCI-PCI BRIDGE 2PORT 208-FQFP
Manufacturer
Pericom Semiconductor
Datasheet

Specifications of PI7C8150AMAE

Applications
*
Interface
*
Voltage - Supply
*
Package / Case
208-FQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C8150AMAE
Quantity:
41
Part Number:
PI7C8150AMAE
Quantity:
16 735
Part Number:
PI7C8150AMAE
Manufacturer:
Pericom
Quantity:
10 000
Company:
Part Number:
PI7C8150AMAE
Quantity:
999
Part Number:
PI7C8150AMAE-33
Quantity:
65
Part Number:
PI7C8150AMAE-33
Quantity:
274
06-0057
14.1.20
14.1.21
14.1.22
14.1.23
PREFETCHABLE MEMORY LIMIT REGISTER – OFFSET 24h
PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS
REGISTER – OFFSET 28h
PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS
REGISTER – OFFSET 2Ch
I/O BASE ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h
Bit
19:16
31:20
Bit
31:0
Bit
31:0
Bit
15:0
Function
64-bit addressing
Prefetchable
Memory Limit
Address [31:20]
Function
Prefetchable
Memory Base
Address, Upper
32-bits [63:32]
Function
Prefetchable
Memory Limit
Address, Upper
32-bits [63:32]
Function
I/O Base
Address, Upper
16-bits [31:16]
Type
R/O
R/W
Type
R/W
Type
R/W
Type
R/W
Page 84 of 111
Description
Indicates 64-bit addressing
0000: 32-bit addressing
0001: 64-bit addressing
Reset to 1
Defines the top address of an address range for the bridge to
determine when to forward memory read and write transactions from
one interface to the other. The upper 12 bits correspond to address
bits [31:20] and are writable. The lower 20 bits are assumed to be
FFFFFh.
Description
Defines the upper 32-bits of a 64-bit bottom address of an address
range for the bridge to determine when to forward memory read and
write transactions from one interface to the other.
Reset to 0
Description
Defines the upper 32-bits of a 64-bit top address of an address range
for the bridge to determine when to forward memory read and write
transactions from one interface to the other.
Reset to 0
Description
Defines the upper 16-bits of a 32-bit bottom address of an address
range for the bridge to determine when to forward I/O transactions
from one interface to the other.
Reset to 0
2-PORT PCI-TO-PCI BRIDGE
APRIL 2006 – Revision 1.1
PI7C8150A

Related parts for PI7C8150AMAE