PEB2255H-V13 Infineon Technologies, PEB2255H-V13 Datasheet - Page 14

• Manufacturer Part Number: PEB2255H-V13
• Description: IC INTERFACE LINE 80-MQFP
• Manufacturer: Infineon Technologies

Specifications of PEB2255H-V13

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 80-SQFP
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: PEB2255H-V13; PEB2255H-V13IN

List of Figures
Figure 43
Figure 44
Figure 45
Figure 46
Figure 47
Figure 48
Figure 49
Figure 50
Figure 51
Figure 52
Figure 53
Figure 54
Figure 55
Figure 56
Figure 57
Figure 58
Figure 59
Figure 60
Figure 61
Figure 62
Figure 63
Figure 64
Figure 65
Figure 66
Figure 67
Figure 68
Figure 69
Figure 70
Figure 71
Figure 72
Figure 73
Figure 74
Figure 75
Figure 76
Figure 77
Figure 78
Figure 79
Figure 80
Figure 81
Figure 82
Figure 83
Figure 84
Data Sheet
Transmit System Interface Clocking: 8 MHz/4 Mbit/s (T1/J1) . . . . . . 125
2.048 Mbit/s Transmit Signaling Clocking (T1/J1) . . . . . . . . . . . . . . . 126
1.544 Mbit/s Transmit Signaling Highway (T1/J1) . . . . . . . . . . . . . . . 126
Signaling Marker for CAS/CAS-CC Applications (T1/J1) . . . . . . . . . . 127
Signaling Marker for CAS-BR Applications (T1/J1) . . . . . . . . . . . . . . 128
Transmit FS/DL Bits on XDI (T1/J1) . . . . . . . . . . . . . . . . . . . . . . . . . 129
Transmitter Configuration (T1/J1) . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
Transmit Line Monitor Configuration (T1/J1) . . . . . . . . . . . . . . . . . . . 136
Influences on Synchronization Status (T1/J1) . . . . . . . . . . . . . . . . . . 139
Remote Loop (T1/J1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153
Payload Loop (T1/J1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154
Local Loop (T1/J1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155
Channel Loopback (T1/J1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156
HDLC Receive Data Flow of FALC®-LH . . . . . . . . . . . . . . . . . . . . . . 170
HDLC Transmit Data Flow of FALC®-LH . . . . . . . . . . . . . . . . . . . . . 171
Interrupt Driven Data Transmission (flow diagram) . . . . . . . . . . . . . . 174
Interrupt Driven Transmission Example . . . . . . . . . . . . . . . . . . . . . . . 175
Interrupt Driven Reception Sequence Example . . . . . . . . . . . . . . . . . 175
Crystal Oscillator Circuit (master/slave mode) . . . . . . . . . . . . . . . . . . 339
External Oscillator Circuit (master mode) . . . . . . . . . . . . . . . . . . . . . 339
XTAL External Clock Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 339
External Pullable Crystal Tuning Range . . . . . . . . . . . . . . . . . . . . . . 340
JTAG Boundary Scan Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341
Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342
Intel Non-Multiplexed Address Timing . . . . . . . . . . . . . . . . . . . . . . . . 342
Intel Multiplexed Address Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 343
Intel Read Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 343
Intel Write Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 344
Motorola Read Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 345
Motorola Write Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 346
Timing of Dual Rail Optical Interface . . . . . . . . . . . . . . . . . . . . . . . . . 347
Receive Clock and RFSP/FREEZS Timing . . . . . . . . . . . . . . . . . . . . 348
System Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 350
XMFS Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 351
XMFS Timing (cont’d.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 351
System Clock Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 353
Pulse Shape at Transmitter Output for E1 Applications. . . . . . . . . . . 355
T1 Pulse Shape . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 356
Thermal Behavior of Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 358
Input/Output Waveforms for AC Testing . . . . . . . . . . . . . . . . . . . . . . 359
Protection Circuitry. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 361
External Line Frontend Calculator . . . . . . . . . . . . . . . . . . . . . . . . . . . 363
14
FALC-LH V1.3
PEB 2255
2000-07
Page