MC908MR32CFUE Freescale Semiconductor, MC908MR32CFUE Datasheet - Page 243

• Manufacturer Part Number: MC908MR32CFUE
• Description: IC MCU 8MHZ 32K FLASH 64-QFP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC908MR32CFUE

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: SCI, SPI
• Peripherals: LVD, POR, PWM
• Number Of I /o: 44
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 768 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 10x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-QFP
• Processor Series: HC08MR
• Core: HC08
• Data Bus Width: 8 bit
• Data Ram Size: 768 B
• Interface Type: SCI/SPI
• Maximum Clock Frequency: 8.2 MHz
• Number Of Programmable I/os: 44
• Number Of Timers: 6
• Operating Supply Voltage: 0 V to 5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: FSICEBASE, M68CBL05CE
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10-ch x 10-bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

17.4 Interrupts
These TIMB sources can generate interrupt requests:
17.5 Wait Mode
The WAIT instruction puts the MCU in low-power standby mode.
The TIMB remains active after the execution of a WAIT instruction. In wait mode, the TIMB registers are
not accessible by the CPU. Any enabled CPU interrupt request from the TIMB can bring the MCU out of
wait mode.
If TIMB functions are not required during wait mode, reduce power consumption by stopping the TIMB
before executing the WAIT instruction.
17.6 I/O Signals
Port E shares three of its pins with the TIMB:
17.6.1 TIMB Clock Pin (PTE0/TCLKB)
PTE0/TCLKB is an external clock input that can be the clock source for the TIMB counter instead of the
prescaled internal bus clock. Select the PTE0/TCLKB input by writing 1s to the three prescaler select bits,
PS[2:0]. See
The maximum TCLK frequency is the least: 4 MHz or bus frequency ÷ 2.
PTE0/TCLKB is available as a general-purpose I/O pin or ADC channel when not used as the TIMB clock
input. When the PTE0/TCLKB pin is the TIMB clock input, it is an input regardless of the state of the
DDRE0 bit in data direction register E.
17.6.2 TIMB Channel I/O Pins (PTE1/TCH0B–PTE2/TCH1B)
Each channel I/O pin is programmable independently as an input capture pin or an output compare pin.
PTE1/TCH0B and PTE2/TCH1B can be configured as buffered output compare or buffered PWM pins.
Freescale Semiconductor
•
•
•
•
TIMB overflow flag (TOF) — The timer overflow flag (TOF) bit is set when the TIMB counter
reaches the modulo value programmed in the TIMB counter modulo registers. The TIMB overflow
interrupt enable bit, TOIE, enables TIMB overflow interrupt requests. TOF and TOIE are in the
TIMB status and control registers.
TIMB channel flags (CH1F–CH0F) — The CHxF bit is set when an input capture or output compare
occurs on channel x. Channel x TIMB CPU interrupt requests are controlled by the channel x
interrupt enable bit, CHxIE.
PTE0/TCLKB is an external clock input to the TIMB prescaler.
The two TIMB channel I/O pins are PTE1/TCH0B and PTE2/TCH1B.
17.7.1 TIMB Status and Control
MC68HC908MR32 • MC68HC908MR16 Data Sheet, Rev. 6.1
Register.
Interrupts
243