R4F24269NVFQV Renesas Electronics America, R4F24269NVFQV Datasheet - Page 360

• Manufacturer Part Number: R4F24269NVFQV
• Description: MCU 256KB FLASH 64K 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2400r

Specifications of R4F24269NVFQV

• Core Processor: H8S/2600
• Core Size: 16/32-Bit
• Speed: 33MHz
• Connectivity: EBI/EMI, I²C, IrDA, SCI, SSU, UART/USART
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Section 7 DMA Controller (DMAC)
[Legend]
x:
Page 330 of 1372
Bit
3
2
1
0
Bit Name
DTF3
DTF2
DTF1
DTF0
Don't care
0
0
0
0
Initial Value
R/W
R/W
R/W
R/W
R/W
Description
•
0000: Setting prohibited
0001: Activated by A/D converter conversion end
0010: Activated by DREQ pin falling edge input
0101: Activated by SCI channel 0 reception
0110: Activated by SCI channel 1 transmission
0111: Activated by SCI channel 1 reception
1000: Activated by TPU channel 0 compare
1001: Activated by TPU channel 1 compare
1010: Activated by TPU channel 2 compare
1011: Activated by TPU channel 3 compare
1100: Activated by TPU channel 4 compare
1101: Activated by TPU channel 5 compare
1110: Setting prohibited
1111: Setting prohibited
The same factor can be selected for more than
one channel. In this case, activation starts with the
highest-priority channel according to the relative
channel priorities. For relative channel priorities,
see section 7.5.12, Multi-Channel Operation.
0011: Activated by DREQ pin low-level input
0100: Activated by SCI channel 0 transmission
Block Transfer Mode
interrupt
complete interrupt
complete interrupt
complete interrupt
match/input capture A interrupt
match/input capture A interrupt
match/input capture A interrupt
match/input capture A interrupt
match/input capture A interrupt
match/input capture A interrupt
(detected as a low level in the first transfer
after transfer is enabled)
complete interrupt
H8S/2426, H8S/2426R, H8S/2424 Group
REJ09B0466-0350 Rev. 3.50
Jul 09, 2010