HD64F7145F50 Renesas Electronics America, HD64F7145F50 Datasheet - Page 421

IC SUPERH MCU FLASH 256K FP144F

HD64F7145F50

Manufacturer Part Number
HD64F7145F50
Description
IC SUPERH MCU FLASH 256K FP144F
Manufacturer
Renesas Electronics America
Series
SuperH® SH7144r
Datasheet

Specifications of HD64F7145F50

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
98
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7145F50
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F7145F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7145F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7145F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7145F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7145F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7145F50V
Quantity:
800
Company:
Part Number:
HD64F7145F50V
Quantity:
50
Note:
11.9.4
Input Level Detection Operation:
If the input conditions set by the ICSR1 occur on any of the POE pins, all high-current pins
become high-impedance state. Note however, that these high-current pins become high-impedance
state only when general input/output function or MTU function is selected in these pins.
1. Falling Edge Detection
2. Low-Level Detection
Bit
8
7 to 0 ⎯
When a change from high to low level is input to the POE pins.
Figure 11.115 shows the low-level detection operation. Sixteen continuous low levels are
sampled with the sampling clock established by the ICSR1. If even one high level is detected
during this interval, the low level is not accepted.
Sampling starts when detecting the falling edge of the POE pin. Thereby, negate the POE pin
when using POE function after sampling.
Furthermore, the timing when the large-current pins enter the high-impedance state from the
sampling clock is the same in both falling-edge detection and in low-level detection.
Bit Name
OIE
*
Operation
Only 0 can be written to write the flag.
Initial value
0
All 0
R/W
R
R/W
Description
Output Short Interrupt Enable
This bit makes interrupt requests when the OSF bit
of the OCSR is set.
00: Interrupt requests disabled
01: Interrupt request enabled
Reserved
These bits are always read as 0. The write value
should always be 0.
11.
Rev.4.00 Mar. 27, 2008 Page 375 of 882
Multi-Function Timer Pulse Unit (MTU)
REJ09B0108-0400

Related parts for HD64F7145F50