MC56F8323VFB60 Freescale Semiconductor, MC56F8323VFB60 Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MC56F8323VFB60
Manufacturer Part Number
MC56F8323VFB60
Description
IC MPU HYBRID DSP 32K 64-LQFP
Manufacturer
Freescale Semiconductor
Series
56F8xxxr
Datasheet
1.MC56F8123VFBE.pdf
(140 pages)
Specifications of MC56F8323VFB60
Core Processor
56800
Core Size
16-Bit
Speed
60MHz
Connectivity
CAN, SCI, SPI
Peripherals
POR, PWM, Temp Sensor, WDT
Number Of I /o
27
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
2.25 V ~ 3.6 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
64-LQFP
For Use With
MC56F8323EVME - BOARD EVALUATION MC56F8323
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC56F8323VFB60
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
Preliminary
Signal Name
(GPIOA2)
(GPIOA3)
(GPIOA4)
(MISO1)
(MOSI1)
PWMA2
PWMA3
PWMA4
(SS1)
Table 2-2 Signal and Package Information for the 64-Pin LQFP
Pin No.
7
8
9
Schmitt
Schmitt
Schmitt
Schmitt
Schmitt
Schmitt
Output
Output
Output
Output
Output
Output
Output
Output
Input/
Input/
Input/
Input/
Input/
Type
Input
State During
disabled,
pull-up is
disabled,
pull-up is
disabled,
pull-up is
output is
output is
output is
In reset,
In reset,
In reset,
enabled
enabled
enabled
Reset
56F8323 Technical Data, Rev. 17
PWMA2 — This is one of six PWMA output pins.
SPI 1 Slave Select — SS1 is used in slave mode to indicate to the
SPI module that the current transfer is to be received.
Port A GPIO — This GPIO pin can be individually programmed as
an input or output pin.
In the 56F8323, the default state after reset is PWMA2.
In the 56F8123, the default state is not one of the functions offered
and must be reconfigured.
PWMA3 — This is one of six PWMA output pins.
SPI 1 Master In/Slave Out — This serial data pin is an input to a
master device and an output from a slave device. The MISO line of a
slave device is placed in the high-impedance state if the slave device
is not selected. The slave device places data on the MISO line a
half-cycle before the clock edge the master device uses to latch the
data.
Port A GPIO — This GPIO pin can be individually programmed as
an input or output pin.
In the 56F8323, the default state after reset is PWMA3.
In the 56F8123, the default state is not one of the functions offered
and must be reconfigured.
PWMA4 — This is one of six PWMA output pins.
SPI 1 Master Out/Slave In — This serial data pin is an output from a
master device and an input to a slave device. The master device
places data on the MOSI line a half-cycle before the clock edge the
slave device uses to latch the data.
Port A GPIO — This GPIO pin can be individually programmed as
an input or output pin.
In the 56F8323, the default state after reset is PWMA4.
In the 56F8123, the default state is not one of the functions offered
and must be reconfigured.
Signal Description
Signal Pins
25