M30260F6AGP#U3 Renesas Electronics America, M30260F6AGP#U3 Datasheet - Page 264

• Manufacturer Part Number: M30260F6AGP#U3
• Description: IC M16C MCU FLASH 48K 48LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/Tiny/26r

Specifications of M30260F6AGP#U3

• Core Processor: M16C/60
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, PWM, Voltage Detect, WDT
• Number Of I /o: 39
• Program Memory Size: 48KB (48K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R
R
M
17.6 Precautions in CPU Rewrite Mode
e
E
1
. v
J
6
0
C
17.6.1 Operation Speed
17.6.2 Prohibited Instructions
17.6.3 Interrupts
17.6.4 How to Access
17.6.5 Writing in the User ROM Space
2
9
0 .
B
2 /
Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.
0
0
6
2
A
_______ _____
0
When CPU clock source is the main clock, before entering CPU rewrite mode (EW0 or EW1 mode),
select 10 MHz or below for CPU clock using the CM06 bit in the CM0 register and the CM17 to CM16
bits in the CM1 register. Also, when selecting f
before entering CPU rewrite mode (EW0 or EW1 mode), the ROCR3 to ROCR2 bits in the ROCR
register set the CPU clock division rate to “divide-by-4” or “divide-by-8”.
On both cases, set the PM17 bit in the PM1 register to “1” (with wait state).
The following instructions cannot be used in EW0 mode because the CPU tries to read data in the
flash memory: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK in-
struction
EW0 Mode
EW1 Mode
To set the FMR01, FMR02, FMR11 or FMR16 bit to “1”, write “1” after first setting the bit to “0”. Do not
generate an interrupt or a DMA transfer between the instruction to set the bit to “0” and the instruction
to set it to “1”. When the NMI function is selected, set the bit while an “H” signal is applied to the P8
NMI/SD pin.
F
2
17.6.5.1 EW0 Mode
17.6.5.2 EW1 Mode
e
G
0 -
• To use interrupts having vectors in a relocatable vector table, the vectors must be relocated to the
• The NMI and watchdog timer interrupts can be used since the FMR0 and FMR1 registers are
• The address match interrupt can not be used since the CPU tries to read data in the flash memory.
• Do not acknowledge any interrupts with vectors in the relocatable vector table or the address
• If the supply voltage drops while rewriting the block where the rewrite control program is stored,
• Do not rewrite the block where the rewrite control program is stored.
b
o r
1 .
RAM area.
forcibly reset when either interrupt is generated. However, the jump addresses for each interrupt
service routines to the fixed vector table are set and interrupt programs are required. Flash
memory rewrite operation is halted when the NMI or watchdog timer interrupt is generated. Set the
FMR01 bit to “1” and execute the rewrite and erase program again after exiting the interrupt rou-
tine.
match interrupt during the auto-program or erase-suspend function.
the flash memory can not be rewritten, because the rewrite control program is not correctly rewrit-
ten. If this error occurs, rewrite the user ROM area in standard serial I/O mode or parallel I/O
mode.
2
0
, 5
u
0
p
2
_______
(
0
M
0
7
1
6
C
page 245
2 /
6
, A
M
1
f o
_______
6
C
3
2
2 /
9
6
, B
M
1
6
C
2 /
6
) T
3
(ROC) of a on-chip oscillator as a CPU clock source,
17. Flash Memory Version
5
/