M30260F6AGP#U3 Renesas Electronics America, M30260F6AGP#U3 Datasheet - Page 96

• Manufacturer Part Number: M30260F6AGP#U3
• Description: IC M16C MCU FLASH 48K 48LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/Tiny/26r

Specifications of M30260F6AGP#U3

• Core Processor: M16C/60
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, PWM, Voltage Detect, WDT
• Number Of I /o: 39
• Program Memory Size: 48KB (48K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R
R
M
e
E
9.7 NMI Interrupt
9.8 Key Input Interrupt
1
. v
J
6
Figure 9.8.1. Key Input Interrupt
0
2
C
_______
_______
9
An NMI interrupt request is generated when input on the NMI pin changes state from high to low, after the
NMI interrupt was enabled by writing a “1” to PM24 bit in the PM2 register. The NMI interrupt is a non-
maskable interrupt, once it is enabled.
The input level of this NMI interrupt input pin can be read by accessing the P8_5 bit in the P8 register.
NMI is disabled by default after reset (the pin is a GPIO pin, P8
PM2 register. Once enabled, it can only be disabled by a reset signal.
The NMI input has an effective digital debounce function for a noise rejection. Refer to 16.6 Digital
Debounce Function for this detail. When using NMI interrupt to exit stop mode, set the NDDR register to
"FF
Of P10
had the PD10_4 to PD10_7 bits in the PD10 register set to “0” (= input) goes low. Key input interrupts can
be used as a key-on wakeup function, the function which gets the microcomputer out of wait or stop mode.
However, if you intend to use the key input interrupt, do not use P10
9.8.1 shows the block diagram of the key input interrupt. Note, however, that while input on any pin which
has had the PD10_4 to PD10_7 bits set to “0” (= input mode) is pulled low, inputs on all other pins of the port
are not detected as interrupts.
0 .
B
2 /
______
0
0
_______
6
2
16
A
0
_______
F
" before entering stop mode.
2
e
G
0 -
4
b
Pull-up
transistor
1 .
o r
to P10
2
0
, 5
u
0
p
KI
KI
KI
KI
2
3
2
0
1
0
(
M
0
7
7
, a key input interrupt is generated when input on any of the P10
1
Pull-up
transistor
6
Pull-up
transistor
Pull-up
transistor
C
page 77
2 /
_______
6
, A
M
1
f o
6
PD10_6 bit in the
PD10 register
PD10_5 bit in the
PD10 register
PD10_4 bit in the
PD10 register
PD10_7 bit in the PD10 register
C
3
2
2 /
9
6
, B
M
PU25 bit in the
PD10 register
PD10_7 bit in the
PD10 register
1
6
C
2 /
6
) T
_______
_______
5
) and can be enabled using PM24 bit in the
Interrupt control circuit
4
KUPIC register
to P10
7
as analog input ports. Figure
4
to P10
______
Key input interrupt
request
7
pins which has
9. Interrupt