AGLE600V2-FGG484 Actel, AGLE600V2-FGG484 Datasheet - Page 152

• Manufacturer Part Number: AGLE600V2-FGG484
• Description: FPGA - Field Programmable Gate Array 600K System Gates
• Manufacturer: Actel

Specifications of AGLE600V2-FGG484

• Processor Series: AGLE600
• Core: IP Core
• Maximum Operating Frequency: 526.32 MHz, 892.86 MHz
• Number Of Programmable I/os: 270
• Data Ram Size: 110592
• Supply Voltage (max): 1.575 V
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Development Tools By Supplier: AGL-Icicle-Kit, AGL-Dev-Kit-SCS, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
• Mounting Style: SMD/SMT
• Supply Voltage (min): 1.14 V
• Number Of Gates: 600 K
• Package / Case: FPBGA-484
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Datasheet Information
4 - 2
Revision
Revision 8 (cont’d)
Revision 7 (Apr 2009)
Product Brief v1.4
DC
Characteristics
Advance v0.4
Revision 6 (Feb 2009)
Product Brief v1.3
Revision 5 (Oct 2008)
Product Brief v1.2
Revision 4 (Jul 2008)
Product Brief v1.1
DC
Characteristics
Advance v0.3
Revision 3 (Jun 2008)
DC
Characteristics
Advance v0.2
and
and
and
Switching
Switching
Switching
The value for "Delay range in block: fixed delay" was revised in
IGLOOe CCC/PLL Specification
Specification.
The timing characteristics tables for RAM4K9 and RAM512X18 were updated,
including renaming of the address collision parameters.
The –F speed grade is no longer offered for IGLOOe devices and was removed
from the documentation. The speed grade column and note regarding –F speed
grade were removed from
and Temperature Grade Matrix"
The
wide range power supply voltage support.
3.0 V was added to the list of supported voltages in the
I/O Standards"
The Quiescent Current values in
updated.
As a result of the Libero IDE v8.4 release, Actel now offers a wide range of core
voltage support. The document was updated to change 1.2 V / 1.5 V to 1.2 V to
1.5 V.
Tables have been updated to reflect default values in the software. The default
I/O capacitance is 5 pF. Tables have been updated to include the LVCMOS 1.2 V
I/O set.
DDR Tables have two additional data points added to reflect both edges for Input
DDR setup and hold time.
The power data table has been updated to match SmartPower data rather then
simulation values.
Table 2-143 • IGLOOe CCC/PLL Specification
V
for V
Table 2-2 • Recommended Operating Conditions
parameter. Table note 9 is new.
In
Temperature1, the maximum operating junction temperature was changed from
110° to 100°.
VMV was removed from
title of the table was revised to remove "as measured on quiet I/Os." Table note 2
was revised to remove "estimated SSO density over cycles." Table note 3 was
deleted.
The
Figure 2-2 • V2 Devices – I/O State as a Function of VCCI and VCC Voltage
Levels
EQ 2
end result changed.
CCI
Table 2-3 • Flash Programming Limits – Retention, Storage, and Operating
"PLL Behavior at Brownout Condition" section
CCI
"Pro (Professional) I/O" section
parameter row and remove the word "output" from the parameter description
was updated. The temperature was changed to 100°C, and therefore the
is new.
. Table note 3 was added.
section. The
Table 2-4 • Overshoot and Undershoot Limits 1,
"IGLOOe Ordering
"Wide Range I/O Support" section
section was removed.
R e vi s i o n 8
Table 1 • IGLOOe Product Family
Changes
and
was revised to add two bullets regarding
Table 2-143 • IGLOOe CCC/PLL
Information". The
was updated to add VMV to the
1
was updated to include the T
is new.
"Pro I/Os with Advanced
is new.
"Speed Grade
Table 2-142 •
table were
3. The
J
2-90,
2-98
2-101
Page
III,
2-91
N/A
N/A
1-7
2-2
2-3
2-3
2-4
2-5
2-6
I
I
IV
2-91
–