KSZ8893FQL-FX Micrel Inc, KSZ8893FQL-FX Datasheet - Page 49

2+1 Port 10/100 Switch W/Tranceivers & Frame Buffers, ( )

KSZ8893FQL-FX

Manufacturer Part Number
KSZ8893FQL-FX
Description
2+1 Port 10/100 Switch W/Tranceivers & Frame Buffers, ( )
Manufacturer
Micrel Inc
Datasheet

Specifications of KSZ8893FQL-FX

Controller Type
Ethernet Switch Controller
Interface
MII, RMII, SNI
Voltage - Supply
3.1 V ~ 3.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
128-MQFP, 128-PQFP
Number Of Primary Switch Ports
3
Internal Memory Buffer Size
32
Operating Supply Voltage (typ)
3.3V
Fiber Support
Yes
Integrated Led Drivers
Yes
Power Supply Type
Analog/Digital
Package Type
PQFP
Vlan Support
Yes
Operating Temperature (max)
70C
Operating Temperature (min)
0C
Pin Count
128
Mounting
Surface Mount
Jtag Support
No
Operating Temperature Classification
Commercial
Data Rate
1000Mbps
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
576-1603 - EVAL KIT EXPERIMENTAL KSZ8893MQL
Current - Supply
-
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
576-3273

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8893FQL-FX
Manufacturer:
Micrel Inc
Quantity:
1 950
Part Number:
KSZ8893FQL-FX
Manufacturer:
FSC
Quantity:
1 800
Part Number:
KSZ8893FQL-FX
Manufacturer:
Micrel Inc
Quantity:
10 000
Micrel, Inc.
Note: The “Start Switch” bit cannot be set to ‘0’ to stop the switch after a ‘1’ is written to this bit. Thus, it is
recommended that all switch configuration settings are programmed before the “Start Switch” bit is set to ‘1’.
Some of the configuration settings, such as “Aging enable”, “Auto Negotiation Enable”, “Force Speed” and “Power
down” can be programmed after the switch has been started.
SPI Slave Serial Bus Configuration
In managed mode, the KSZ8893FQL can be configured as a SPI slave device. In this mode, a SPI master device
(external controller/CPU) has complete programming access to the KSZ8893FQL’s 142 registers. Programming access
includes the Global Registers, Port Registers, Advanced Control Registers and indirect access to the “Static MAC
Table”, “VLAN Table”, “Dynamic MAC Table” and “MIB Counters”. The tables and counters are indirectly accessed via
registers 121 to 131.
The KSZ8893FQL supports two standard SPI commands: ‘0000_0011’ for data read and ‘0000_0010’ for data write.
SPI multiple read and multiple write are also supported by the KSZ8893FQL to expedite register read back and register
configuration, respectively.
SPI multiple read is initiated when the master device continues to drive the KSZ8893FQL SPIS_N input pin (SPI Slave
Select signal) low after a byte (a register) is read. After the read, the KSZ8893FQL’s internal address counter
increments automatically to the next byte (next register). The next byte at the next register address is shifted out onto
the KSZ8893FQL SPIQ output pin. SPI multiple read continues until the SPI master device terminates it by de-asserting
the SPIS_N signal to the KSZ8893FQL.
Similarly, SPI multiple write is initiated when the master device continues to drive the KSZ8893FQL SPIS_N input pin
low after a byte (a register) is written. The KSZ8893FQL internal address counter increments automatically to the next
byte (next register) after the write. The next byte that is sent from the master device to the KSZ8893FQL SDA input pin
is written to the next register address. SPI multiple write continues until the SPI master device terminates it by de-
asserting the SPIS_N signal to the KSZ8893FQL.
For both SPI multiple read and multiple write, the KSZ8893FQL internal address counter wraps back to register address
zero once the highest register address is reached. This feature allows all 142 KSZ8893FQL registers to be read, or
written with a single SPI command from any initial register address.
The KSZ8893FQL is capable of supporting a 5MHz SPI bus.
The following is a sample procedure for programming the KSZ8893FQL using the SPI bus:
October 2007
4. Read back and verify the register settings in the KSZ8893FQL, using the I
5. Write a ‘1’ to the “Start Switch” bit to start the KSZ8893FQL with the programmed settings.
1. At the board level, connect the KSZ8893FQL pins as follows:
2. Enable SPI slave mode by setting the KSZ8893FQL strap-in pins PS[1:0] (pins 100 and 101, respectively) to
3. Power up the board and assert reset to the KSZ8893FQL.
4. Configure the desired register settings in the KSZ8893FQL, using the SPI write or multiple write command.
5. Read back and verify the register settings in the KSZ8893FQL, using the SPI read or multiple read command.
6. Write a ‘1’ to the “Start Switch” bit to start the KSZ8893FQL with the programmed settings.
“10”.
After reset, the “Start Switch” bit (register 1 bit [0]) is set to ‘0’.
KSZ8893FQL Pin #
99
97
98
96
KSZ8893FQL Signal Name
SCL
(SPIC)
SDA
(SPID)
SPIS_N
SPIQ
Table 20. KSZ8893FQL SPI Connections
49
External Processor Signal Description
SPI Slave Select
SPI Clock
SPI Data
(Master output; Slave input)
SPI Data
(Master input; Slave output)
2
C read operation.
M9999-101607-1.3
KSZ8893FQL

Related parts for KSZ8893FQL-FX