LSISAS1068 LSI, LSISAS1068 Datasheet - Page 33

no-image

LSISAS1068

Manufacturer Part Number
LSISAS1068
Description
Manufacturer
LSI
Datasheet

Specifications of LSISAS1068

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LSISAS1068 B0
Manufacturer:
LSI
Quantity:
20 000
Company:
Part Number:
LSISAS1068 B0
Quantity:
60
Part Number:
LSISAS1068 B1
Manufacturer:
LSI
Quantity:
20 000
Part Number:
LSISAS1068B0
Manufacturer:
NS
Quantity:
4 400
Part Number:
LSISAS1068BO
Manufacturer:
ALTERA
0
Part Number:
LSISAS1068E
Manufacturer:
LSI
Quantity:
1 049
Company:
Part Number:
LSISAS1068E
Quantity:
215
Part Number:
LSISAS1068E B2
Manufacturer:
LSI
Quantity:
20 000
Part Number:
LSISAS1068E B3
Manufacturer:
LSI
Quantity:
20 000
Part Number:
LSISAS1068E B3/62095D2
Manufacturer:
LSI
Quantity:
20 000
2.1.2.2
2.1.2.3
2.1.2.4
2.1.2.5
2.1.2.6
Queue Manager
SATA Engine
Port Layer Connection Manager and Switch
SAS Link and Phy
Quad Port DMA Arbiter
contains four instances of the transport module, one for each SAS/SATA
phy on the LSISAS1068.
The queue manager is responsible for managing various queue
structures that support the SSP, SMP, and STP protocols. The queue
structures are the primary means for the IOP to initiate I/Os to the
hardware, and for the hardware to notify the IOP of I/O status.
The SATA engine provides information to the transport modules to enable
handling of SATA commands. The SATA engine tracks queued
commands per device and provides these tags to the SATA transport
layer blocks.
The port layer connection monitor and switch manages transmission
requests from the transport modules and originates connection requests
to the SAS links. It is also responsible for handling SAS wide port
configurations.
The LSISAS1068 uses the Gflx GigaBlaze transceivers to implement the
SAS link. The SAS link layer manages SAS connections between initiator
and target ports, data clocking, and CRC checking on received data. The
SAS link is also responsible for starting a link reset sequence.
The SAS phys interface to the physical layer, perform serial-to-parallel
conversion of received data and parallel-to-serial conversion of transmit
data, manage phy reset sequences, and perform 8b/10b encoding.
The quad port arbiter interfaces with the host interface DMA arbiter and
determines bus priority between each of the four ports for DMA transfers.
Block Diagram Description
Copyright © 2004, 2005 by LSI Logic Corporation. All rights reserved.
2-7

Related parts for LSISAS1068