EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 44
![IC STRATIX IV FPGA 530K 1152HBGA](/photos/37/12/371227/1152pin_fbga_sml.jpg)
EP4SGX530HH35C2N
Manufacturer Part Number
EP4SGX530HH35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
Stratix® IV GXr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(30 pages)
6.EP4SGX110DF29C3N.pdf
(72 pages)
7.EP4SGX530HH35C2N.pdf
(1145 pages)
Specifications of EP4SGX530HH35C2N
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
564
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Family Name
Stratix® IV
Number Of Logic Blocks/elements
531200
# Registers
424960
# I/os (max)
560
Process Technology
40nm
Operating Supply Voltage (typ)
900mV
Logic Cells
531200
Ram Bits
28033024
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FCHBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
Switching Characteristics
Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices
April 2011 Altera Corporation
Serial RapidIO Transmit Jitter Generation
Deterministic jitter
(peak-to-peak)
Total jitter (peak-to-peak)
Serial RapidIO Receiver Jitter Tolerance
Deterministic jitter tolerance
(peak-to-peak)
Combined deterministic and
random jitter tolerance
(peak-to-peak)
Sinusoidal jitter tolerance
(peak-to-peak)
GIGE Transmit Jitter Generation
Deterministic jitter
(peak-to-peak)
Total jitter (peak-to-peak)
GIGE Receiver Jitter Tolerance
Deterministic jitter tolerance
(peak-to-peak)
Combined deterministic and
random jitter tolerance
(peak-to-peak)
Description
Symbol/
Data Rate = 1.25, 2.5,
3.125 Gbps
Pattern = CJPAT
Data Rate = 1.25, 2.5,
3.125 Gbps
Pattern = CJPAT
Data Rate = 1.25, 2.5,
3.125 Gbps
Pattern = CJPAT
Data Rate = 1.25, 2.5,
3.125 Gbps
Pattern = CJPAT
Jitter Frequency = 22.1
KHz Data Rate = 1.25,
2.5, 3.125 Gbps
Pattern = CJPAT
Jitter Frequency = 1.875
MHz
Data Rate = 1.25, 2.5,
3.125 Gbps
Pattern = CJPAT
Jitter Frequency =
20 MHz
Data Rate = 1.25, 2.5,
3.125 Gbps
Pattern = CJPAT
Pattern = CRPAT
Pattern = CRPAT
Pattern = CJPAT
Pattern = CJPAT
(8)
(8)
Conditions
(7)
(7)
Min
—
—
—
—
–2 Commercial
Speed Grade
Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum
> 0.37
> 0.55
> 0.66
Typ
> 8.5
> 0.1
> 0.1
> 0.4
—
—
—
—
0.279
Max
0.17
0.35
0.14
Min
(Note
—
—
—
—
–2× Commercial
–3 Commercial/
Industrial and
Speed Grade
1),
> 0.37
> 0.55
> 0.66
Typ
> 0.4
> 8.5
> 0.1
> 0.1
—
—
—
—
(2)
0.279
Max
0.17
0.35
0.14
(Part 3 of 8)
Min
—
—
—
—
Industrial Speed
–4 Commercial/
Typ
> 0.37
> 0.55
> 0.66
Grade
—
—
—
—
> 8.5
> 0.1
> 0.1
> 0.4
0.279
Max
0.17
0.35
0.14
1–36
Unit
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI