EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 50

IC STRATIX IV FPGA 530K 1152HBGA

EP4SGX530HH35C2N

Manufacturer Part Number
EP4SGX530HH35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
Stratix® IV GXr

Specifications of EP4SGX530HH35C2N

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
564
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Family Name
Stratix® IV
Number Of Logic Blocks/elements
531200
# Registers
424960
# I/os (max)
560
Process Technology
40nm
Operating Supply Voltage (typ)
900mV
Logic Cells
531200
Ram Bits
28033024
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FCHBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SGX530HH35C2N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SGX530HH35C2N
Manufacturer:
ALTERA
0
Part Number:
EP4SGX530HH35C2NAD
Manufacturer:
ALTERA
0
Part Number:
EP4SGX530HH35C2NAE
Manufacturer:
ALTERA
0
1–42
Table 1–31. Transceiver Jitter Specifications for Protocols by Stratix IV GT Devices (Part 1 of 2)
Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum
XLAUI/CAUI Transmit Jitter Generation (1),
Total Jitter
Deterministic
Jitter
XLAUI/CAUI Receiver Jitter Tolerance
Total Jitter
tolerance
Sinusoidal Jitter
tolerance
XFI Transmitter Jitter Generation (2),
Total jitter at
10.3125 Gbps
Description
Symbol/
Pattern = PRBS-
31
V
REFCLK =
644.53 MHz
4 (XLAUI)/
10 (CAUI)
channels in
Basic ×1 mode
Pattern = PRBS-
31
Jitter Frequency
= 40 KHz
Pattern = PRBS-
31
Equalization =
Disabled
BER = 1E-12
Jitter Frequency
≥ 4 MHz
Pattern = PRBS-
31
Equalization =
Disabled
BER = 1E-12
Pattern =
PRBS-31
Vod = 800 mV
REFCLK =
644.53 MHz
10 channels in
Basic ×1 mode
OD
Table 1–31
Stratix IV GT devices.
Conditions
= 800 mV
lists the transceiver jitter specifications for protocols supported by
(1)
-1 Industrial Speed Grad
(3)
Min
(3)
> 0.62
> 0.05
Typ
> 5
Max
0.30
0.17
0.3
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
-2 Industrial Speed Grade -3 Industrial Speed Grade
Min
> 0.62
> 0.05
Typ
> 5
Max
0.30
0.17
0.3
April 2011 Altera Corporation
Min
Switching Characteristics
Typ
0.30
0.17
Max
Unit
UI
UI
UI
UI
UI
UI

Related parts for EP4SGX530HH35C2N