PNX1500E/G,557 NXP Semiconductors, PNX1500E/G,557 Datasheet - Page 14

• Manufacturer Part Number: PNX1500E/G,557
• Description: IC MEDIA PROC 240MHZ 456-BGA
• Manufacturer: NXP Semiconductors

Specifications of PNX1500E/G,557

• Applications: Multimedia
• Core Processor: TriMedia
• Controller Series: Nexperia
• Interface: I²C, 2-Wire Serial
• Number Of I /o: 61
• Voltage - Supply: 1.14 V ~ 1.26 V
• Operating Temperature: 0°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 456-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Program Memory Type: -
• Ram Size: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 568-1296; 935277746557; PNX1500E/G

NXP Semiconductors
Volume 1 of 1
Chapter 1: Integrated Circuit Data
Figure 1:
Figure 2:
Figure 3:
Figure 4:
Figure 5:
Figure 6:
Figure 7:
Figure 8:
Figure 9:
Figure 10:
Figure 11:
Figure 12:
Figure 13:
Chapter 2: Overview
Figure 1:
Chapter 3: System On Chip Resources
Figure 1:
Figure 2:
Chapter 4: Reset
Figure 1:
Figure 2:
Chapter 5: The Clock Module
Figure 1:
Figure 2:
Figure 3:
Figure 4:
Figure 5:
Figure 6:
Figure 7:
Figure 8:
Figure 9:
Figure 10:
Figure 11:
Figure 12:
PNX15XX_PNX952X_SER_N_4
Product data sheet
Application Diagram of the Crystal Oscillator
52
SSTL_2 Test Load Condition
SSTL_2 Receiver Signal Conditions
BPX2T14MCP Test Load Condition
BPTS1CHP and BPTS1CP Test Load Condi-
tion
BPTS3CHP and BPTS3CP Test Load Condi-
tion
BPT3MCHDT5V and BPT3MCHT5V Test
Load Condition
PCI Tval(min) and Slew Rate Test Load Con-
dition
Reset Timing
PCI Output and Input Timing Measurement
Conditions
PCI Tval(max) Rising and Falling Edge
QVCP and FGPO I/O Timing
VIP and FGPI I/O Timing
Block Diagram PNX15xx/952x Series
The Two Operating Modes of PNX15xx/952x
Series
PNX15xx/952x Series System Memory Map
Reset Module Block Diagram
Watchdog in Non Interrupt Mode
Clock Module Block Diagram
PLL Block Diagram
Block Diagram of the Clock Control Logic
Waveforms of the Blocking Logic
Clock Stretcher
Clock Detection Circuit
TM3260, DDR and QVCP clocks
QVCP_PROC Clock
QVCP_PIX Clock
Clock Dividers
Internal PNX15xx/952x Series Clock from Di-
viders
Internal PNX15xx/952x Series Clock from Di-
55
56
58
174
109
61
. . . . . . . . . . . . . . . . . . . . . . . . . . . 59
. . . . . . . . . . . . . . . . . . . . . . . . . 173
57
. . . . . . . . . . . . . . . . . . . . . . . . 166
. . . . . . . . . . . . . . . . . . . . . . 172
. . . . . . . . . . . . . . . . . . . . 158
. . . . . . . . . . . . . . . . . . . 172
. . . . . . . . . . . . . . . . . 168
. . . . . . . . . . . . . . . . 63
. . . . . . . . . . . . . 53
. . . . . . . . . . . . . 63
. . . . . . . . . . . . 153
. . . . . . . . . . . 143
. . . . . . . . 145
. . . . . . . . 164
. . . . . . . . 171
Rev. 4.0 — 03 December 2007
. . . . . . . 53
. . . . . . . 54
. . . . . 81
. . . . 61
. 163
.
.
Figure 14:
Figure 15:
Figure 16:
Figure 17:
Figure 18:
Figure 19:
Figure 20:
Figure 21:
Figure 22:
Figure 23:
Figure 24:
Figure 25:
Figure 26:
Figure 27:
Figure 28:
Figure 2:
Figure 3:
Figure 3:
Figure 4:
Figure 13:
Figure 14:
Figure 15:
Figure 16:
Figure 17:
Figure 18:
Figure 19:
Figure 20:
Figure 21:
Figure 22:
Figure 23:
PNX15xx/952x Series
LAN 10/100 I/O Timing in MII Mode
LAN 10/100 I/O Timing in RMII Mode
Audio Input I/O Timing
Audio Output I/O Timing
SPDIF I/O Timing
I2C I/O Timing
I2C I/O Timing
Audio Output I/O Timing
JTAG I/O Timing
BGA456 Plastic Ball grid Array; 456 Balls;
body 27 x 27 x 1.75 mm
BGA Bottom View Pin Assignment
BGA Top View Pin Assignment
Digital VCCP Power Supply to Analog VCCA/
VSSA Power Supply Filter
Digital VDD Power Supply to Analog VDDA/
VSSA_1.2 Power Supply Filter
Digital VDD Power Supply to Analog VDDA/
VSSA_1.2 Power Supply Filter
PNX15xx/952x Series Functional Block Dia-
gram
112
Simplified Internal Bus Infrastructure
Watchdog in Interrupt Mode
POR_IN_N Timing and Reset Sequence
viders: PCI, SPDI, LCD and I2C
Internal PNX15xx/952x Series Clock from Di-
viders: LCD Timestamp
GPIO Clocks
VDI_CLK1 Block Diagram
VDI_CLK2 Block Diagram
VDO_CLK1 Block Diagram
VDO_CLK2 Block Diagram
AO Clocks
AI Clocks
PHY LAN Clock Block Diagram
Receive and Transmit LAN Clocks
SPDO Clock
85
. . . . . . . . . . . . . . . . . . . . . . . . . . . . 179
. . . . . . . . . . . . . . . . . . . . . . . . . . . 179
Connected Media Processor
. . . . . . . . . . . . . . . . . . . . . . . . . . 181
. . . . . . . . . . . . . . . . . . . . . . . . . 176
. . . . . . . . . . . . . . . . . . . . . . . . . 68
. . . . . . . . . . . . . . . . . . . . . . . . . 69
. . . . . . . . . . . . . . . . . . . . . . . 70
. . . . . . . . . . . . . . . . . . . . . . 67
. . . . . . . . . . . . . . . . . . 66
175
71
. . . . . . . . . . . . . . . . 67
. . . . . . . . . . . . . . . . 70
© NXP B.V. 2007. All rights reserved.
75
. . . . . . . . . . . . . . 177
. . . . . . . . . . . . . . 177
. . . . . . . . . . . . . 178
. . . . . . . . . . . . . 178
. . . . . . . . . . . . 146
76
76
. . . . . . . . . . 73
175
. . . . . . . . . 180
. . . . . . . 72
. . . . . . 180
. . . . . . 64
. . . . . 65
. . . . 138
. 147
-xiv