PNX1500E/G,557 NXP Semiconductors, PNX1500E/G,557 Datasheet - Page 21

• Manufacturer Part Number: PNX1500E/G,557
• Description: IC MEDIA PROC 240MHZ 456-BGA
• Manufacturer: NXP Semiconductors

Specifications of PNX1500E/G,557

• Applications: Multimedia
• Core Processor: TriMedia
• Controller Series: Nexperia
• Interface: I²C, 2-Wire Serial
• Number Of I /o: 61
• Voltage - Supply: 1.14 V ~ 1.26 V
• Operating Temperature: 0°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 456-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Program Memory Type: -
• Ram Size: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 568-1296; 935277746557; PNX1500E/G

NXP Semiconductors
Volume 1 of 1
Table 5:
Table 6:
Chapter 10: LCD Controller
Table 1:
Chapter 11: QVCP
Table 1:
Table 2:
Table 3:
Table 4:
Table 5:
Table 6:
Table 7:
Table 8:
Table 9:
Table 10:
Table 11:
Chapter 12: Video Input Processor
Table 1:
Table 2:
Table 3:
Table 4:
Table 5:
Chapter 13: FGPO: Fast General Purpose Output
Table 1:
Table 2:
Chapter 14: FGPI: Fast General Purpose Interface
Table 1:
Table 2:
Chapter 15: Audio Output
Table 1:
Table 2:
Table 3:
Table 4:
PNX15XX_PNX952X_SER_N_4
Product data sheet
Columns
1024-Byte Interleaving, 512 Columns
DDR Timing Parameters
LCD Controller Register Summary
Summary of Native Pixel Formats
Color Key Combining ROPs
Chroma Key ROP Examples
ROP Table for Invert/Select/Alpha/KeyPass/
AlphaPass ROPs
Data Packet Descriptor
Shadow Registers
Fast Access Registers
Resource ID Assignment
Register Space Allocation
Rn Association
Resource-Layer Assignment for Pool
VIP Submodule Descriptions
Test Pattern Generator Setup
Video Input Formats
Relationship Between Input Formats and
Video Data Capture
Field Identifier Generation Modes
Module signal pins
Register Summary
Module signal pins
Register Summary
Audio Out Unit External Signals
Operating Modes and Memory Formats
Bits Transmitted for Each Memory Data Item
514
Minimum Serial Frame Length in Bits
323
. . . . . . . . . . . . . . . . . . . . . . . . 383
369
. . . . . . . . . . . . . . . . . . . . . 380
. . . . . . . . . . . . . . . . . . . . . 466
. . . . . . . . . . . . . . . . . . . . . 476
. . . . . . . . . . . . . . . . . . . . . 489
. . . . . . . . . . . . . . . . . . . . . 501
435
. . . . . . . . . . . . . . . . . . . 434
. . . . . . . . . . . . . . . . . . 381
. . . . . . . . . . . . . . . . . 375
. . . . . . . . . . . . . . . . 332
. . . . . . . . . . . . . . . 382
. . . . . . . . . . . . . . . 383
. . . . . . . . . . . . . 360
. . . . . . . . . . . . 361
. . . . . . . . . . . . 430
. . . . . . . . . . . 432
. . . . . . . . . 510
. . . . . . . . 359
. . . . . . . . 437
Rev. 4.0 — 03 December 2007
. . . . . . . 350
. . . . 324
. . . . 515
. . 511
.
Table 7:
Table 8:
Table 9:
Table 2:
Table 12:
Table 13:
Table 14:
Table 15:
Table 16:
Table 17:
Table 18:
Table 19:
Table 20:
Table 6:
Table 7:
Table 8:
Table 9:
Table 10:
Table 3:
Table 4:
Table 3:
Table 4:
Table 5:
Table 6:
Table 7:
Table 8:
Table 9:
PNX15xx/952x Series
DDR Commands
Register Summary
Register Description
LCD CONTROLLER Registers
Resource
Programming Values for Supported PNX15xx/
952x Series Output Formats
LINT programming
HSRU programming
LSHR Programming Parameters
DCTI Programming Parameters
CFTR Programming Parameters
Interface Characteristics for Some Target
Resolutions
Register Module Association
QVCP 1 Registers
Output Pixel Formats
Relationship Between Input Formats and Data
Capture
Relationship Between Input Formats and Data
Capture
VIP MMIO Register Summary
Video Input Processor (VIP) 1 Registers
Fast general purpose output (FGPO)
Fast general purpose INput (FGPI)
Status Registers
Example Setup For 64-Bit I2S Framing
Audio Out Latency Tolerance Examples
Clock System Setting
Register Summary
Audio Output Port Registers
Status Registers
442
446
384
394
Connected Media Processor
. . . . . . . . . . . . . . . . . . . . . . 332
. . . . . . . . . . . . . . . . . . . . . . 482
. . . . . . . . . . . . . . . . . . . . . . 505
. . . . . . . . . . . . . . . . . . . . 336
. . . . . . . . . . . . . . . . . . . . 390
. . . . . . . . . . . . . . . . . . . . 398
. . . . . . . . . . . . . . . . . . . . 522
. . . . . . . . . . . . . . . . . . . 337
. . . . . . . . . . . . . . . . . . . 390
. . . . . . . . . . . . . . . . . . 440
. . . . . . . . . . . . . . . . . . 520
© NXP B.V. 2007. All rights reserved.
389
. . . . . . . . . . . . 522
. . . . . . . . . . . 395
. . . . . . . . . . 446
. . . . . . . . . 351
. . . . . . . . . 392
. . . . . . . . 391
. . . . . . . . 392
. . . . . . 501
. . . . 476
. . 516
. 448
. 518
-xxi