CN8236EBGB Mindspeed Technologies, CN8236EBGB Datasheet - Page 349

no-image

CN8236EBGB

Manufacturer Part Number
CN8236EBGB
Description
ATM SAR 155Mbps 3.3V ABR/CBR/GFR/UBR/VBR 388-Pin BGA
Manufacturer
Mindspeed Technologies
Datasheet

Specifications of CN8236EBGB

Package
388BGA
Traffic Class
ABR|CBR|GFR|UBR|VBR
Utopia Type
Level 1|Level 2
Host Interface
PCI
Maximum Data Rate
155 Mbps
Typical Operating Supply Voltage
3.3 V
Minimum Operating Supply Voltage
3 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CN8236EBGB
Manufacturer:
VIA
Quantity:
150
Part Number:
CN8236EBGB
Manufacturer:
CONEXANT
Quantity:
329
CN8236
ATM ServiceSAR Plus with xBR Traffic Management
This register contains the interrupt enables that correspond to the status in the HOST_ISTAT1 register. The
assertion of the HRST* system reset pin clears all of the HOST_IMASK1 interrupt enables.
Table 14-6. 0x1d4—Host Interrupt Mask Register 1 (HOST_IMASK1)
28236-DSH-001-B
28–27
23–16
9–3
Bit
31
30
29
26
25
24
15
14
13
12
11
10
2
1
0
Field
Size
1
1
1
2
1
1
1
8
1
1
1
1
1
1
7
1
1
1
EN_PCI_BUS_ERROR
EN_AALx_STAT
EN_TX_DISCARD
Reserved
EN_DMA_AFULL
EN_FR_PAR_ERR
EN_FR_SYNC_ERR
Reserved
EN_RSQUEUE_FULL
EN_RSM_OVFL
EN_RSM_HS_FULL
EN_RSM_LS_FULL
EN_RSM_HF_EMPT
EN_RSM_LF_EMPT
Reserved
EN_SEG_UNFL
EN_SEG_HS_FULL
EN_SEG_LS_FULL
Name
Mindspeed Technologies
Enables interrupt when PCI_BUS_ERROR status is a logic 1.
Enables interrupt when HOST_ISTAT1 (AALx_STAT) is a logic 1.
Enables interrupt when HOST_ISTAT1 (TX_DISCARD) is a logic 1.
Set to 0.
Enabled interrupt when DMA_AFULL status is a logic 1.
Enables interrupt when FR_PAR_ERR status is a logic 1.
Enables interrupt when FR_SYNC_ERR status is a logic 1.
Set to 0.
Enables interrupt when RSQUEUE_FULL status is a logic 1.
Enables interrupt when RSM_OVFL status is a logic 1.
Enables interrupt when RSM_HS_FULL status is a logic high.
Enables interrupt when RSM_LS_FULL status is a logic high.
Enables interrupt when RSM_HF_EMPT status is a logic high.
Enables interrupt when RSM_LF_EMPT status is a logic high.
Set to 0.
Enables interrupt when SEG_UNFL status is a logic high.
Enables interrupt when SEG_HS_FULL status is a logic high.
Enables interrupt when SEG_LS_FULL status is a logic high.
Description
14.6 Counters and Status Registers
14.0 CN8236 Registers
14-33

Related parts for CN8236EBGB