LFSC3GA15E-7FN256C Lattice, LFSC3GA15E-7FN256C Datasheet - Page 2

• Manufacturer Part Number: LFSC3GA15E-7FN256C
• Description: IC FPGA 15.2KLUTS 256FPBGA
• Manufacturer: Lattice

Specifications of LFSC3GA15E-7FN256C

• Number Of Logic Elements/cells: *
• Number Of Labs/clbs: *
• Total Ram Bits: *
• Number Of I /o: *
• Number Of Gates: *
• Voltage - Supply: *
• Mounting Type: *
• Operating Temperature: *
• Package / Case: *
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

www.latticesemi.com
© 2008 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
January 2008
Features
■ High Performance FPGA Fabric
■ 8 to 32 High Speed SERDES and flexiPCS™
■ 2Gbps High Performance PURESPEED™ I/O
■ Memory Intensive FPGA
(per Device)
• 15K to 115K four input Look-up Tables (LUT4s)
• 139 to 942 I/Os
• 700MHz global clock; 1GHz edge clocks
• Performance ranging from 600Mbps to 3.8Gbps
• Excellent Rx jitter tolerance (0.8UI at
• Low Tx jitter (0.25UI typical at 3.125Gbps)
• Built-in Pre-emphasis and equalization
• Low power (typically 105mW per channel)
• Embedded Physical Coding Sublayer (PCS)
• Supports the following performance bandwidths
• 144 Tap programmable Input Delay (INDEL)
• Electrical standards supported:
• Programmable On Die Termination (ODT)
• sysMEM™ embedded Block RAM
3.125Gbps)
provides pre-engineered implementation for the
following standards:
block on every I/O dynamically aligns data to
clock for robust performance
– GbE, XAUI, PCI Express, SONET, Serial
– Differential I/O up to 2Gbps DDR
– Single-ended memory interfaces up to
– Dynamic bit Adaptive Input Logic (AIL) mon-
– Dynamic bus: uses control bus from DLL
– Static per bit
– LVCMOS 3.3/2.5/1.8/1.5/1.2, LVTTL
– SSTL 3/2/18 I, II; HSTL 18/15 I, II
– PCI, PCI-X
– LVDS, Mini-LVDS, Bus-LVDS, MLVDS,
– Includes Thevenin Equivalent and low
RapidIO, 1G Fibre Channel, 2G Fibre Channel
(1GHz Clock)
800Mbps
itoring and control circuitry per pin that auto-
matically ensures proper set-up and hold
LVPECL, RSDS, Hypertransport
power V
TT
termination options
LatticeSC/M Family Data Sheet
1-1
■ sysCLOCK™ Network
■ Masked Array for Cost Optimization
■ High Performance System Bus
■ System Level Support
(MACO™) Blocks
• Additional 240K to 1.8Mbits distributed RAM
• Eight analog PLLs per device
• 12 DLLs per device with direct control of I/O
• Extensive clocking network
• Precision Clock Divider
• Dynamic Clock Select (DCS)
• On-chip structured ASIC Blocks provide pre-
• Ties FPGA elements together with a standard
• IEEE standard 1149.1 Boundary Scan, plus
• IEEE Standard 1532 in-system configuration
• 1.2V and 1.0V operation
• Onboard oscillator for initialization and general
• Embedded PowerPC microprocessor interface
• Low cost wire-bond and high pin count flip-chip
• Low cost SPI Flash RAM configuration
delay
engineered IP for low power, low cost system
level integration
bus framework
ispTRACY™ internal logic analyzer
use
packaging
– 1 to 7.8 Mbits memory
– True Dual Port/Pseudo Dual Port/Single
– Dedicated FIFO logic for all block RAM
– 500MHz performance
– Frequency range from 15MHz to 1GHz
– Spread spectrum support
– Frequency range from 100MHz to 700MHz
– 700MHz primary and 325 MHz secondary
– 1GHz I/O-connected edge clocks
– Phase matched x2 and x4 division of incom-
– Glitch free clock MUX
– Connects to peripheral user interfaces for
Port
clocks
ing clocks
run-time dynamic configuration
Introduction
DS1004 Introduction_01.6
Data Sheet DS1004