LFSC3GA15E-7FN256C Lattice, LFSC3GA15E-7FN256C Datasheet - Page 232

• Manufacturer Part Number: LFSC3GA15E-7FN256C
• Description: IC FPGA 15.2KLUTS 256FPBGA
• Manufacturer: Lattice

Specifications of LFSC3GA15E-7FN256C

• Number Of Logic Elements/cells: *
• Number Of Labs/clbs: *
• Total Ram Bits: *
• Number Of I /o: *
• Number Of Gates: *
• Voltage - Supply: *
• Mounting Type: *
• Operating Temperature: *
• Package / Case: *
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

www.latticesemi.com
© 2008 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
January 2008
For Further Information
For further information about the flexiPCS see the LatticeSC/M Family flexiPCS Data Sheet available on the Lattice
Semiconductor website at www.latticesemi.com.
A variety of technical notes for the LatticeSC/M family are also available on the Lattice Semiconductor website at
www.latticesemi.com.
• LatticeSC PURESPEED I/O Usage Guide (TN1088)
• LatticeSC PURESPEED I/O Adaptive Input Logic User Guide (TN1158)
• LatticeSC sysCLOCK and PLL/DLL User’s Guide (TN1098)
• On-Chip Memory Usage Guide for LatticeSC Devices (TN1094)
• LatticeSC DDR/DDR2 SDRAM Memory Interface User’s Guide (TN1099)
• LatticeSC QDRII/QDRII+ SRAM Memory Interface User’s Guide (TN1096)
• LatticeSC sysCONFIG Usage Guide (TN1080)
• LatticeSC MPI/System Bus (TN1085)
• SPI Serial Flash Programming Using ispJTAG in LaticeSC Devices (TN1100)
• Power Estimation and Management for LatticeSC Devices (TN1101)
• LatticeSC SERDES Jitter (TN1084)
• LatticeSC FPGAs: Implementing 3.3V Interfaces in 2.5V VCCIO Banks (TN1110)
• Lattice PCI Express Demo User Guide (TN1123)
• LatticeSC flexiPCS/SERDES Design Guide (TN1145)
• Temperature Sensing Diode in LatticeSC Devices (TN1115)
• SPI4.2 Interoperability with ORSPI4 in LatticeSC Devices (TN1116)
• LatticeSC/M Hold Time Optimization (TN1117)
For further information on Interface standards refer to the following websites:
• JEDEC Standards (LVTTL, LVCMOS, SSTL, HSTL): www.jedec.org
• Hyper Transport: www.hypertransport.org
• Optical Interface (SPI-4.2, XSBI, CSIX and XGMII): www.oiforum.com
• RAPIDIO: www.rapidio.org
• PCI/PCIX: ww.pcisig.com
LatticeSC/M Family Data Sheet
6-1
Supplemental Information
DS 1004 Further Information_01.2
Data Sheet DS1004