AT32UC3A3128 Atmel Corporation, AT32UC3A3128 Datasheet - Page 856

no-image

AT32UC3A3128

Manufacturer Part Number
AT32UC3A3128
Description
Manufacturer
Atmel Corporation

Specifications of AT32UC3A3128

Flash (kbytes)
128 Kbytes
Pin Count
144
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
# Of Touch Channels
32
Hardware Qtouch Acquisition
No
Max I/o Pins
110
Ext Interrupts
110
Usb Transceiver
1
Usb Speed
Hi-Speed
Usb Interface
Device + OTG
Spi
6
Twi (i2c)
2
Uart
4
Lin
4
Ssc
1
Sd / Emmc
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
384
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
16
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
128
Self Program Memory
YES
External Bus Interface
1
Dram Memory
sdram
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
18
Input Capture Channels
12
Pwm Channels
12
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3A3128-ALUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A3128-ALUT
Manufacturer:
Atmel
Quantity:
135
Part Number:
AT32UC3A3128-ALUT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A3128-CTUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A3128-CTUT
Manufacturer:
Atmel
Quantity:
1 801
Part Number:
AT32UC3A3128-CTUT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A3128-CTUT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT32UC3A3128-U
Manufacturer:
ATMEL
Quantity:
11
30.7.16
Name:
Access Type:
Offset:
Reset Value:
• DMAEN: DMA Hardware Handshaking Enable
• CHKSIZE: DMA Channel Read and Write Chunk Size
• OFFSET: DMA Write Buffer Offset
32072G–11/2011
31
23
15
7
-
-
-
-
1: DMA Interface is enabled.
0: DMA interface is disabled.
To avoid unpredictable behavior, DMA hardware handshaking must be disabled when CPU transfers are performed.
To avoid data losses, the DMA register should be initialized before sending the data transfer command. This is also illustrated in
Figure 30-10 on page 824
The CHKSIZE field indicates the number of data available when the DMA chunk transfer request is asserted.
This field indicates the number of discarded bytes when the DMA writes the first word of the transfer.
DMA Configuration Register
CHKSIZE value
others
0
1
2
3
4
30
22
14
6
-
-
-
DMA
Read/Write
0x050
0x00000000
or
CHKSIZE
Figure 30-11 on page 826
29
21
13
5
-
-
-
Number of data transferred
28
20
12
16
32
4
1
4
8
-
-
-
-
27
19
11
3
-
-
-
-
Only available if FIFO_SIZE>= 16 bytes
Only available if FIFO_SIZE>= 32 bytes
Only available if FIFO_SIZE>= 64 bytes
Only available if FIFO_SIZE>= 128 bytes
Only available if FIFO_SIZE>= 256 bytes
Reserved
26
18
10
2
-
-
-
-
25
17
9
1
-
-
-
OFFSET
DAMEN
24
16
8
0
-
-
856

Related parts for AT32UC3A3128