AT90USB1286 Atmel Corporation, AT90USB1286 Datasheet - Page 194
AT90USB1286
Manufacturer Part Number
AT90USB1286
Description
Manufacturer
Atmel Corporation
Specifications of AT90USB1286
Flash (kbytes)
128 Kbytes
Pin Count
64
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
48
Ext Interrupts
16
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
8
Eeprom (bytes)
4096
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
10
Input Capture Channels
1
Pwm Channels
9
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT90USB1286
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT90USB1286-AU
Manufacturer:
SOUTH
Quantity:
650
Part Number:
AT90USB1286-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT90USB1286-AUR
Manufacturer:
Atmel
Quantity:
747
Company:
Part Number:
AT90USB1286-MU
Manufacturer:
ATMEL
Quantity:
716
Part Number:
AT90USB1286-MU
Manufacturer:
AT
Quantity:
20 000
Company:
Part Number:
AT90USB1286-MUR
Manufacturer:
Atmel
Quantity:
4 932
- Current page: 194 of 461
- Download datasheet (5Mb)
18.6.6
18.6.7
18.7
18.7.1
194
Asynchronous Data Reception
AT90USB64/128
Disabling the Receiver
Flushing the Receive Buffer
Asynchronous Clock Recovery
The UPEn bit is set if the next character that can be read from the receive buffer had a Parity
Error when received and the Parity Checking was enabled at that point (UPMn1 = 1). This bit is
valid until the receive buffer (UDRn) is read.
In contrast to the Transmitter, disabling of the Receiver will be immediate. Data from ongoing
receptions will therefore be lost. When disabled (i.e., the RXENn is set to zero) the Receiver will
no longer override the normal function of the RxDn port pin. The Receiver buffer FIFO will be
flushed when the Receiver is disabled. Remaining data in the buffer will be lost
The receiver buffer FIFO will be flushed when the Receiver is disabled, i.e., the buffer will be
emptied of its contents. Unread data will be lost. If the buffer has to be flushed during normal
operation, due to for instance an error condition, read the UDRn I/O location until the RXCn Flag
is cleared. The following code example shows how to flush the receive buffer.
Note:
The USART includes a clock recovery and a data recovery unit for handling asynchronous data
reception. The clock recovery logic is used for synchronizing the internally generated baud rate
clock to the incoming asynchronous serial frames at the RxDn pin. The data recovery logic sam-
ples and low pass filters each incoming bit, thereby improving the noise immunity of the
Receiver. The asynchronous reception operational range depends on the accuracy of the inter-
nal baud rate clock, the rate of the incoming frames, and the frame size in number of bits.
The clock recovery logic synchronizes internal clock to the incoming serial frames.
illustrates the sampling process of the start bit of an incoming frame. The sample rate is 16 times
the baud rate for Normal mode, and eight times the baud rate for Double Speed mode. The hor-
izontal arrows illustrate the synchronization variation due to the sampling process. Note the
larger time variation when using the Double Speed mode (U2Xn = 1) of operation. Samples
denoted zero are samples done when the RxDn line is idle (i.e., no communication activity).
Assembly Code Example
C Code Example
USART_Flush:
void USART_Flush( void )
{
}
sbis UCSRnA, RXCn
ret
in
rjmp USART_Flush
unsigned char dummy;
while ( UCSRnA & (1<<RXCn) ) dummy = UDRn;
1. See “About Code Examples” on page 9.
r16, UDRn
(1)
(1)
7593K–AVR–11/09
Figure 18-5
Related parts for AT90USB1286
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Digital Attenuator 32-Pin FQFP T/R
Manufacturer:
M/A-Com Technology Solutions
Datasheet:
Part Number:
Description:
MLP DIGITAL ATTENUATOR
Manufacturer:
M/A-Com Technology Solutions
Part Number:
Description:
Digital Attenuator 32-Pin FQFP
Manufacturer:
M/A-Com Technology Solutions
Datasheet:
Part Number:
Description:
Digital Attenuator 32-Pin FQFP T/R
Manufacturer:
M/A-Com Technology Solutions
Datasheet:
Part Number:
Description:
MLP DIGITAL ATTENUATOR
Manufacturer:
M/A-Com Technology Solutions
Part Number:
Description:
Digital Attenuator, 50 Db, 6-bit, Ttl Driver, Dc-2.4 Ghz
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
Digital Attenuator, 31.5 Db, 6-bit, Ttl Driver, Dc-4.0 Ghz
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
Digital Attenuator, 31.5 Db, 6-bit, Ttl Driver, Dc-4.0 Ghz
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
Digital Attenuator, 31db, 5-bit, Ttl Driver Dc - 3.0 Ghz
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
Digital Attenuator, 15.5 Db, 5-bit, Ttl Driver, Dc-3.5 Ghz
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet: