AT90USB1286 Atmel Corporation, AT90USB1286 Datasheet - Page 272

• Manufacturer Part Number: AT90USB1286
• Manufacturer: Atmel Corporation

Specifications of AT90USB1286

• Flash (kbytes): 128 Kbytes
• Pin Count: 64
• Max. Operating Frequency: 16 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 48
• Ext Interrupts: 16
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 2
• Twi (i2c): 1
• Uart: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 8
• Eeprom (bytes): 4096
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 2.7 to 5.5
• Operating Voltage (vcc): 2.7 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 4
• Output Compare Channels: 10
• Input Capture Channels: 1
• Pwm Channels: 9
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

22.11.2
22.12 CONTROL endpoint management
22.12.1
272
AT90USB64/128
STALL handshake and Retry mechanism
Control Write
The Retry mechanism has priority over the STALL handshake. A STALL handshake is sent if the
STALLRQ request bit is set and if there is no retry required.
A SETUP request is always ACK’ed. When a new setup packet is received, the RXSTPI inter-
rupt is triggered (if enabled). The RXOUTI interrupt is not triggered.
The FIFOCON and RWAL fields are irrelevant with CONTROL endpoints. The firmware shall
thus never use them on that endpoints. When read, their value is always 0.
CONTROL endpoints are managed by the following bits:
The next figure shows a control write transaction. During the status stage, the controller will not
necessary send a NAK at the first IN token:
• RXSTPI is set when a new SETUP is received. It shall be cleared by firmware to
• RXOUTI is set when a new OUT data is received. It shall be cleared by firmware to
• TXINI is set when the bank is ready to accept a new IN packet. It shall be cleared by firmware
• If the firmware knows the exact number of descriptor bytes that must be read, it can then
• or it can read the bytes and poll NAKINI, which tells that all the bytes have been sent by the
acknowledge the packet and to clear the endpoint bank.
acknowledge the packet and to clear the endpoint bank.
to send the packet and to clear the endpoint bank.
anticipate on the status stage and send a ZLP for the next IN token,
host, and the transaction is now in the status stage.
USB line
RXSTPI
RXOUTI
TXINI
SETUP
SETUP
HW
SW
OUT
HW
SW
DATA
OUT
HW
SW
NAK
IN
STATUS
SW
7593K–AVR–11/09
IN