SAM3SD8C Atmel Corporation, SAM3SD8C Datasheet - Page 617

no-image

SAM3SD8C

Manufacturer Part Number
SAM3SD8C
Description
Manufacturer
Atmel Corporation
Datasheets
Figure 29-20. TWI Read Operation with Multiple Data Bytes with or without Internal Address
11090A–ATARM–10-Feb-12
11090A–ATARM–10-Feb-12
No
Read Receive Holding register (TWI_RHR)
Read Receive Holding register (TWI_RHR)
(CLDIV, CHDIV, CKDIV) in TWI_CWGR
- Internal address size (if IADR used)
Set the Master Mode register:
TWI_CR = MSEN + SVDIS
Read ==> bit MREAD = 1
Internal address size = 0?
Set the Control register:
- Device slave address
- Transfer direction bit
Read Status register
Read Status register
Read status register
(Needed only once)
TWI_CR = START
TWI_CR = STOP
Yes
Last data to read
Start the transfer
Stop the transfer
- Master enable
TXCOMP = 1?
Set TWI clock
RXRDY = 1?
Yes
Yes
Yes
RXRDY = 1?
Yes
but one?
BEGIN
END
No
No
No
Set the internal address
TWI_IADR = address
SAM3S8/SD8
SAM3S8/SD8
617
617

Related parts for SAM3SD8C