MSC8101PG Motorola / Freescale Semiconductor, MSC8101PG Datasheet - Page 159

• Manufacturer Part Number: MSC8101PG
• Description: MSC8101PG 16-Bit Digital Signal Processor Quick Reference
• Manufacturer: Motorola / Freescale Semiconductor

H
H8BIT (H8BIT) signal 9
Hard Reset (HRESET) signal 14
Hard Reset Configuration Word 32
HCR Register 59
HCVR Register 61
HORX Register 62
Host Acknowledge (HACK) signal 9
Host Address Line 0-3 HA[0-3] signals 8
Host Chip Select (HCS) signal 8
Host Chip Select 2 (HCS2) signal 9
Host Command Vector Register 61
Host Control Register 59
Host Data (H[0-15]) signal 7
Host Data Strobe (HDS) signal 8
Host Data Strobe Polarity (HDSP) signal 9
Host Dual Data Strobe (HDDS) signal 9
Host Interface Control Register 62
Host Port Control Register 61
Host Port Enable(HPE) signal 15
Host Read Strobe (HRD) signal 8
Host Read Write Select (HRW) signal 8
Host Receive Data Register 62
Host Request (HREQ) signal 8
Host Status Register 60
Host Transmit Data Register 62
Host Write Data Strobe (HWR) signal 8
HOTX Register 62
HPCR Register 61
HSR Register 60
I
I2C memory map, 47
ICR Register 62
IMMR Register 72
Input/output port memory map 43
instructions 110
Interface Status Register 63
Internal Memory Map Register 72
Interrupt Output (INT_OUT) signal 12
Interrupt Pending Register A 67
Interrupt Pending Register B 68
Interrupt Request 1 (IRQ1) signal 6
Interrupt Request 2 (IRQ2 signal) 7
Interrupt Request 2(IRQ2) signal 10
Interrupt Request 2-3, 5 (IRQ[2-3, 5]) signalsl 6
Interrupt Request 3 (IRQ3) signal 7
Interrupt Request 4 (IRQ4) signal 10
conventions 110
grouped alphabetically 114
syntax 111
type grouping rules 110
-
-
112
147
,
,
MSC8101 Programmer’s Quick Reference
10
10
Interrupt Request 5 (IRQ5) signal 11
Interrupt Request 6 (IRQ6) signal 11
Interrupt Request 7 (IRO7) signal 12
Interrupt Request 7 (IRQ7) signal 11
interrupts
IPRA Register 67
IPRB Register 68
ISR Register 63
L
L_TESCR1 Register 75
LCL_ACR Register 70
LCL_ALRH Register 71
LCL_ALRL Register 71
Local Bus Arbiter Configuration Register 70
Local Bus Arbitration-Level Register 71
Local Bus Transfer Error Status and Control Register 1 75
M
Machine A/B/C Mode Registers 87
MAR Register 88
MCTL Register 55
MDR Register 88
Memory Address Register 88
Memory Data Register 88
memory maps 36
Memory Refresh Timer Prescaler Register 89
Modifier Control Register 55
MPTPR Register 89
MSC8101 documentation 1
MSC8101 external signals 5
MSC8101 package pinout 3
MxMR Registers 87
N
Non-Maskable Interrupt (NMI) signal 11
Non-Maskable Interrupt(NMI_OUT) signal 11
O
Opcodes 107
Option Register
interrupt priorities and vector tables 98
PIC interrupt vectors 102
SIC and SIC_EXT interrupt source priority 98
SIC and SIC_EXT interrupt vectors 100
structure 97
BRGs 46
PIP, 46
QBus 36
SC140 Core 36
GPCM Mode 84
-
51
151