ics1893cy-10 Integrated Device Technology, ics1893cy-10 Datasheet - Page 53

• Manufacturer Part Number: ics1893cy-10
• Description: 3.3-v 10base-t/100base-tx Integrated Phyceiver
• Manufacturer: Integrated Device Technology

6.6 Functional Block: Management Interface
6.6.1 Management Register Set Summary
6.6.2 Management Frame Structure
ICS1893CY-10 Rev 1/07
As part of the MAC/Repeater Interface, the ICS1893CY-10 provides a two-wire serial management
interface which complies with the ISO/IEC 8802-3 standard MII Serial Management Interface. This
interface is used to exchange control, status, and configuration information between a Station Management
entity (STA) and the physical layer device (PHY). The PHY and STA exchange this data through a
pre-defined set of management registers. The ISO/IEC standard specifies the following components of this
serial management interface:
•
•
•
In compliance with the ISO/IEC specification, the ICS1893CY-10 implementation of the serial management
interface provides a bi-directional data pin (MDIO) along with a clock (MDC) for synchronizing the
exchange of data. These pins remain active in all ICS1893CY-10 MAC/Repeater Interface modes (that is,
the 10/100 MII, 100M Symbol, and 10M Serial interface modes).
The ICS1893CY-10 implements a Management Register set that adheres to the ISO/IEC standard. This
register set (discussed in detail in
Control and Status registers and the ISO/IEC ‘Extended’ registers as well as some ICS-specific registers.
The Serial Management Interface is a synchronous, bi-directional, two-wire, serial interface for the
exchange of configuration, control, and status data between a PHY, such as an ICS1893CY-10, and an
STA. All data transferred on an MDIO signal is synchronized by its MDC signal. The PHY and STA
exchange data through a pre-defined register set.
The ICS1893CY-10 complies with the ISO/IEC defined Management Frame Structure and protocol. This
structure supports both read and write operations.
Structure.
Note:
Table 6-2. Management Frame Structure Summary
PRE
SFD
OP
PHYAD
REGAD
TA
DATA
A set of registers
The frame structure
The protocol
Acronym
ICS1893CY-10 - Release
The Management Frame Structure starts from and returns to an IDLE condition. However, the IDLE
periods are not part of the Management Frame Structure.
Preamble (Bit 1.6)
Start of Frame
Operation Code
PHY Address (Bits 16.10:6)
Register Address
Turnaround
Data
Frame Field
(Section 6.6.1, “Management Register Set
(Section 6.6.2, “Management Frame
Frame Function
Copyright © 2007, Integrated Device Technology, Inc.
Chapter 7, “Management Register
All rights reserved.
53
11..11
01
10/01 (read/write)
AAAAA
RRRRR
Z0/10 (read/write)
DDD..DD
Table 6-2
Data
Structure”)
summarizes the Management Frame
Summary”)
Set”) includes the mandatory ‘Basic’
32 ones
2 bits
2 bits
5 bits
5 bits
2 bits
16 bits
Comment
Chapter 6 Functional Blocks