mpc8569e Freescale Semiconductor, Inc, mpc8569e Datasheet - Page 83

no-image

mpc8569e

Manufacturer Part Number
mpc8569e
Description
Mpc8569e Powerquicc Iii Integrated Processor Hardware Specifications
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mpc8569eCVTAQLJB
Manufacturer:
FREESCAL
Quantity:
624
Part Number:
mpc8569eVJAUNLB
Manufacturer:
FINISAR
Quantity:
10
Part Number:
mpc8569eVTANKGB
Manufacturer:
FREESCAL
Quantity:
253
Part Number:
mpc8569eVTAUNLB
Manufacturer:
FREESCAL
Quantity:
490
Freescale Semiconductor
At recommended operating conditions with ScoreVDD = 1.0 V ± 3%. and 1.1 V ± 3%
Differential input high voltage
Differential input low voltage
Rising edge rate (SDn_REF_CLK) to falling edge rate
(SDn_REF_CLK) matching
Notes:
1. Caution: Only 100 and 125 have been
2. Limits from PCI Express CEM Rev 2.0
3. Measured from –200 mV to +200 mV on the differential waveform (derived from SD_REF_CLK minus SD_REF_CLK). The
4. Measurement taken from differential waveform
5. Measurement taken from single-ended waveform
6. Matching applies to rising edge for SD_REF_CLK and falling edge rate for SD_REF_CLK. It is measured using a 200 mV
7. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is
guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing
signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is
centered on the differential zero crossing. See
window centered on the median cross point where SD_REF_CLK rising meets SD_REF_CLK falling. The median cross point
is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of
SD_REF_CLK must be compared to the fall edge rate of SD_REF_CLK, the maximum allowed difference should not exceed
20% of the slowest edge rate. See
V
V
SD_REF_CLK
SD_REF_CLK
IH
IL
= –200 mV
= +200 mV
0.0 V
Table 47. SD_REF_CLK and SD_REF_CLK Input Clock Requirements (continued)
Figure 44. Single-Ended Measurement Points for Rise and Fall Time Matching
MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 0
Parameter
Figure 43. Differential Measurement Points for Rise and Fall Time
Rise Edge Rate
Figure
tested.
44.
Figure
In-between values will not work correctly with the rest of the system.
43.
Matching
Rise-Fall
Symbol
V
V
IH
IL
Min
200
Fall Edge Rate
Typ
High-Speed SerDes Interfaces (HSSI)
–200
Max
20
Unit
mV
mV
%
Notes
5, 6, 7
4
4
83

Related parts for mpc8569e