pga370 ETC-unknow, pga370 Datasheet - Page 22

• Manufacturer Part Number: pga370
• Description: Mpu Pentium Iii 64-bit 0.18um 700mhz 370-pin Fcpga
• Manufacturer: ETC-unknow

Pentium
2.7
2.8
22
®
III Processor for the PGA370 Socket at 500 MHz to 1.13 GHz
Processor System Bus Unused Pins
All RESERVED pins must remain unconnected unless specifically noted. Connection of these pins
to V
malfunction or incompatibility with future processors. See
processor and the location of each RESERVED pin.
PICCLK must be driven with a valid clock input and the PICD[1:0] signals must be pulled-up to
V
each PICD signal.
For reliable operation, always connect unused inputs or bidirectional signals to their deasserted
signal level. The pull-up or pull-down resistor values are system dependent and should be chosen
such that the logic high (V
for DC specifications of non-AGTL+/AGTL signals.
Unused AGTL+ (or AGTL) inputs must be properly terminated to V
motherboards which support the Celeron and the Pentium III processors. For designs that intend to
only support the Pentium III processor, unused AGTL+ inputs will be terminated by the processor’s
on-die termination resistors and thus do not need to be terminated on the motherboard. However,
RESET# must always be terminated on the motherboard as the Pentium III processor for the
PGA370 socket does not provide on-die termination of this input.
For unused CMOS inputs, active low signals should be connected through a pull-up resistor to
V
through a pull-down resistor to ground (V
can be left unconnected. A resistor must be used when tying bidirectional signals to power or
ground. When tying any signal to power or ground, a resistor will also allow for system testability.
Processor System Bus Signal Groups
To simplify the following discussion, the processor system bus signals have been combined into
groups by buffer type. All P6 family processor system bus outputs are open drain and require a
high-level source provided termination resistors. However, the Pentium III processor for the
PGA370 socket includes on-die termination. Motherboard designs that also support Celeron
processors in the PPGA package will need to provide AGTL+ termination on the system
motherboard as well. Platform designs that support dual processor configurations will need
to provide AGTL+ termination, via a termination package, in any socket not populated with
a processor. Please refer to the Pentium III Processor Specification Update for a complete
listing of the processors that support the AGTL and AGTL+ specifications. Note that AGTL
platforms do not support the Celeron processor in the PPGA package.
Both AGTL+ and AGTL input signals have differential input buffers which use V
signal. AGTL+ output signals require termination to 1.5 V while AGTL output signals require
termination to 1.25 V. In this document, the term “AGTL+ Input” refers to the AGTL+ input group
as well as the AGTL+ I/O group when receiving. Similarly, “AGTL+ Output” refers to the AGTL+
output group as well as the AGTL+ I/O group when driving.
The PWRGOOD, BCLK, and PICCLK inputs can each be driven from ground to 2.5 V. Other
CMOS inputs (A20M#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, PREQ#, SMI, SLP#, and
STPCLK#) are only 1.5 V tolerant and must be pulled up to V
TAP outputs are open drain and must be pulled high to V
for current Pentium III and Celeron processors.
CC CMOS
CC CMOS
CC CORE
even when the APIC will not be used. A separate pull-up resistor must be provided for
and meet V
, V
REF
, V
SS
IH
, V
requirements. Unused active high CMOS inputs should be connected
IH
TT
) and logic low (V
,
or to any other signal (including each other) can result in component
SS
) and meet V
IL
) requirements are met. See
IL
CC CMOS
Section 5.4
requirements. Unused CMOS outputs
CC CMOS
. This ensures correct operation
TT
. The CMOS, APIC, and
for a pin listing of the
on PGA370 socket
Table 10
REF
as a reference
and
Datasheet
Table 11