pga370 ETC-unknow, pga370 Datasheet - Page 88

• Manufacturer Part Number: pga370
• Description: Mpu Pentium Iii 64-bit 0.18um 700mhz 370-pin Fcpga
• Manufacturer: ETC-unknow

Pentium
88
Table 42. Signal Description (Sheet 4 of 8)
®
III Processor for the PGA370 Socket at 500 MHz to 1.13 GHz
CPUPRES#
D[63:0]#
DBSY#
DEFER#
DEP[7:0]#
DRDY#
EDGCTRL
FERR#
Name
Type
I/O
I/O
I/O
I/O
O
O
O
I
PGA370 Socket Occupation Truth Table
The CPUPRES# signal is defined to allow a system design to detect the presence of
a terminator device or processor in a PGA370 socket. Combined with the VID
combination of VID[3:0]= 1111 (see
is occupied, and whether a processor core is present. See the table below for states
and values for determining the presence of a device.
The D[63:0]# (Data) signals are the data signals. These signals provide a 64-bit data
path between the processor system bus agents, and must connect the appropriate
pins on all such agents. The data driver asserts DRDY# to indicate a valid data
transfer.
The DBSY# (Data Bus Busy) signal is asserted by the agent responsible for driving
data on the processor system bus to indicate that the data bus is in use. The data
bus is released after DBSY# is deasserted. This signal must connect the
appropriate pins on all processor system bus agents.
The DEFER# signal is asserted by an agent to indicate that a transaction cannot be
guaranteed in-order completion. Assertion of DEFER# is normally the responsibility
of the addressed memory or I/O agent. This signal must connect the appropriate
pins of all processor system bus agents.
The DEP[7:0]# (Data Bus ECC Protection) signals provide optional ECC protection
for the data bus. They are driven by the agent responsible for driving D[63:0]#, and
must connect the appropriate pins of all processor system bus agents which use
them. The DEP[7:0]# signals are enabled or disabled for ECC protection during
power on configuration.
The DRDY# (Data Ready) signal is asserted by the data driver on each data
transfer, indicating valid data on the data bus. In a multi-cycle data transfer, DRDY#
may be deasserted to insert idle clocks. This signal must connect the appropriate
pins of all processor system bus agents.
The EDGCTRL input adjusts the edge rate of AGTL+ output buffers for previous
processors and should be pulled up to V
platform design guide for implementation details. This signal is not used by the
Pentium III processor.
The FERR# (Floating-point Error) signal is asserted when the processor detects an
unmasked floating-point error. FERR# is similar to the ERROR# signal on the
Intel387™ coprocessor, and is included for compatibility with systems using
MS-DOS*-type floating-point error reporting.
CPUPRES#
VID[3:0]
CPUPRES#
VID[3:0]
CPUPRES#
VID[3:0]
Signal
0
Anything other
than ‘1111’
0
1111
1
Any value
Value
Section
Description
Processor core installed in the PGA370
socket.
Terminator device installed in the
PGA370 socket (i.e., no core present).
PGA370 socket not occupied.
CC CORE
2.6), a system can determine if a socket
with a 51
Status
5% resistor. See the
Datasheet