ST72F324BJ STMICROELECTRONICS [STMicroelectronics], ST72F324BJ Datasheet - Page 173

• Manufacturer Part Number: ST72F324BJ
• Description: 8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

ST72324B
Table 119. Option byte 0 bit description (continued)
Table 120. Option byte 1 bit description
OPT4:3
OPT2:1
OPT5:4
OPT0
OPT7
OPT6
Bit
Bit
OSCTYPE[1:0]
FMP_R
VD[1:0]
Name
RSTC
Name
PKG1
-
Pin package selection bit
Reset clock cycle selection
Oscillator type
Voltage detection
Reserved, must be kept at default value
Flash memory readout protection
This option bit selects the package (see
Note: On the chip, each I/O port has eight pads. Pads that are not
bonded to external pins are in input pull-up configuration after reset.
The configuration of these pads must be kept at reset state to avoid
added current consumption.
This option bit selects the number of CPU cycles applied during the
reset phase and when exiting Halt mode. For resonator oscillators, it
is advised to select 4096 due to the long crystal stabilization time.
0: Reset phase with 4096 CPU cycles
1: Reset phase with 256 CPU cycles
These option bits select the ST7 main clock source type.
00: Clock source = Resonator oscillator
01: Reserved
10: Clock source = Internal RC oscillator
11: Clock source = External source
These option bits enable the voltage detection block (LVD and AVD)
with a selected threshold for the LVD and AVD.
00: Selected LVD = Highest threshold (V
01: Selected LVD = Medium threshold (V
10: Selected LVD = Lowest threshold (V
11: LVD and AVD off
Caution: If the medium or low thresholds are selected, the detection
may occur outside the specified operating voltage range. Below 3.8V,
device operation is not guaranteed. For details on the AVD and LVD
threshold levels refer to
Readout protection, when selected, provides a protection against
program memory content extraction and against write access to Flash
memory.
Erasing the option bytes when the FMP_R option is selected causes
the whole user memory to be erased first, afterwhich the device can
be reprogrammed. Refer to
Flash Programming Reference Manual for more details.
0: Readout protection enabled
1: Readout protection disabled
Device configuration and ordering information
Section 12.4.1 on page
Section 4.3.1 on page 19
Function
Function
DD
Table
DD
DD
~3V).
~4V).
~3.5V).
121).
140.
and the ST7
173/188