PIC18F24J10-E/ML MICROCHIP [Microchip Technology], PIC18F24J10-E/ML Datasheet - Page 35

• Manufacturer Part Number: PIC18F24J10-E/ML
• Description: 28/40/44-Pin High-Performance RISC Microcontrollers with nanoWatt Technology
• Manufacturer: MICROCHIP [Microchip Technology]

3.2.3
In RC_RUN mode, the CPU and peripherals are
clocked from the internal oscillator; the primary clock is
shut down. This mode provides the best power conser-
vation of all the Run modes, while still executing code.
It works well for user applications which are not highly
timing-sensitive or do not require high-speed clocks at
all times.
This mode is entered by setting SCS to ‘11’. When the
clock source is switched to the INTRC (see Figure 3-2),
the primary oscillator is shut down and the OSTS bit is
cleared.
FIGURE 3-2:
FIGURE 3-3:
© 2007 Microchip Technology Inc.
Peripheral
Program
Counter
INTRC
OSC1
Clock
Clock
Note 1: T
RC_RUN MODE
CPU Clock
CPU
Peripheral
Program
Counter
INTRC
OSC1
Clock
Q1
OST
SCS1:SCS0 bits Changed
Q2
TRANSITION TIMING TO RC_RUN MODE
TRANSITION TIMING FROM RC_RUN MODE TO PRI_RUN MODE
= 1024 T
PC
Q3
Q4
OSC
Q1
. These intervals are not shown to scale.
Q1
T
1
OST
(1)
PC
Q2
2
Clock Transition
3
OSTS bit Set
Q3
Preliminary
PC + 2
n-1
Q4
PIC18F45J10 FAMILY
On transitions from RC_RUN mode to PRI_RUN mode,
the device continues to be clocked from the INTRC
while the primary clock is started. When the primary
clock becomes ready, a clock switch to the primary
clock occurs (see Figure 3-3). When the clock switch is
complete, the OSTS bit is set and the primary clock is
providing the device clock. The IDLEN and SCS bits
are not affected by the switch. The INTRC source will
continue to run if either the WDT or the Fail-Safe Clock
Monitor is enabled.
n
Q1
Q2
PC + 2
Q3
Q2
Q4
Q3 Q4
Q1
Q1
PC + 4
Q2
PC + 4
Q2
DS39682C-page 33
Q3
Q3