FDC37M81 SMSC [SMSC Corporation], FDC37M81 Datasheet - Page 12

no-image

FDC37M81

Manufacturer Part Number
FDC37M81
Description
PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
Manufacturer
SMSC [SMSC Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FDC37M812
Manufacturer:
SMSC
Quantity:
1
Part Number:
FDC37M812
Manufacturer:
NEC
Quantity:
6 000
Part Number:
FDC37M812
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
FDC37M812
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
FDC37M812
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
FDC37M813
Manufacturer:
FORTUNE
Quantity:
176
Part Number:
FDC37M813
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
FDC37M817
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
FDC37M817-MS
Manufacturer:
Microchip Technology
Quantity:
10 000
The FDC37M81x has two power planes: VCC
and VTR.
VCC Power
The FDC37M81x is a 5 Volt part.
supply is 5 Volts (nominal). See the Operational
Description sections and the Maximum Current
Values subsection.
V
The FDC37M81x requires a 25 mA max trickle
supply (V
programmable wake-up events in the PME
interface when V
FDC37M81x is not intended to provide wake-up
capabilities on standby current, V
connected to V
configuration registers, and the PME interface.
The V
signal to initialize these components.
Note: If V
wake-up events when V
TR
SUPPORT
TR
PLL CONTROL
pin generates a V
TR
TR
(CR24.1)
) to provide sleep current for the
is to be used for programmable
1
0
0
0
0
CC
.
CC
is removed.
V
TR
CC
FDC37M81x PLL CONTROLS AND SELECTS
PME POWER
TR
powers the PME
(CR22.7)
is removed, V
Power-on-Reset
X
0
0
1
1
POWER FUNCTIONALITY
TR
The VCC
can be
If the
PWRGOOD
INTERNAL
TR
12
X
0
1
0
1
must be at its full minimum potential at least 10
V
difference between the two supplies must not
exceed 500mV.
Internal PWRGOOD
An internal PWRGOOD logical control is
included to minimize the effects of pin-state
uncertainty in the host interface as V
and off. When the internal PWRGOOD signal is
“1” (active), V
host interface is active.
PWRGOOD signal is “0” (inactive), V
3.7V, and the FDC37M81x host interface is
inactive; that is, ISA bus reads and writes will
not be decoded.
The FDC37M81x device pins nIO_PME, KDAT,
MDAT, IRRX, nRI1, nRI2 and RXD2 are part of
the PME interface and remain active when the
internal PWRGOOD signal has gone inactive,
provided V
s before V
TR
and V
14 MHz PLL Powered Down
Reserved
14MHz PLL Powered, Selected.
Reserved
Reserved
TR
cc
cc
is powered.
cc
are fully powered, the potential
begins a power-on cycle. When
DESCRIPTION
is > 3.7V, and the FDC37M81x
When the internal
cc
cycles on
cc
is

Related parts for FDC37M81