FDC37M81 SMSC [SMSC Corporation], FDC37M81 Datasheet - Page 131

no-image

FDC37M81

Manufacturer Part Number
FDC37M81
Description
PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
Manufacturer
SMSC [SMSC Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FDC37M812
Manufacturer:
SMSC
Quantity:
1
Part Number:
FDC37M812
Manufacturer:
NEC
Quantity:
6 000
Part Number:
FDC37M812
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
FDC37M812
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
FDC37M812
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
FDC37M813
Manufacturer:
FORTUNE
Quantity:
176
Part Number:
FDC37M813
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
FDC37M817
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
FDC37M817-MS
Manufacturer:
Microchip Technology
Quantity:
10 000
The FDC37M81x implements a group nSMI
output pin. The System Management Interrupt
is a non-maskable interrupt with the highest
priority
management. The nSMI group interrupt output
consists of the enabled interrupts from each of
the functional blocks in the chip. The interrupts
are enabled onto the group nSMI output via the
SMI Enable Registers 1 and 2. The nSMI output
is then enabled onto the group nSMI output
frame in the Serial IRQ stream via bit[6] in the
SMI Enable Register 2.
The logic equation for the nSMI output is as
follows:
nSMI
REGISTERS
The following registers can be accessed when in
configuration
Registers B4-B7 and when not in configuration
they can be accessed through the Index and
Data Register (refer to Table 46B).
=
(EN_U2INT
(EN_U1INT
(EN_FINT
(EN_WDT
(EN_MINT
(EN_KINT
(EN_IRINT and IRQ_IRINT)
level
(EN_PINT
mode
used
and
and
and
and
at
for
and
and
SYSTEM MANAGEMENT INTERRUPT (SMI)
and
Logical
transparent
IRQ_U2INT)
IRQ_U1INT)
IRQ_WDT)
IRQ_MINT)
IRQ_FINT)
IRQ_KINT)
IRQ_PINT)
Device
power
or
or
or
or
or
or
or
8,
131
SMI Enable Registers
SMI Enable Register 1
(Configuration Register B4, Logical Device 8)
This register is used to enable the different
interrupt sources onto the group nSMI output.
SMI Enable Register 2
(Configuration Register B5, Logical Device 8)
This register is used to enable additional
interrupt sources onto the group nSMI output.
This register is also used to enable the group
nSMI output frame onto the nSMI Serial IRQ
stream and the routing of 8042 P12 internally to
nSMI.
SMI Status Registers
SMI Status Register 1
(Configuration Register B6, Logical Device 8)
This register is used to read the status of the
SMI input events. Note: The status bit gets set
whether or not the interrupt is enabled onto the
group SMI output.
SMI Status Register 2
(Configuration Register B7, Logical Device 8)

Related parts for FDC37M81