FDC37M81 SMSC [SMSC Corporation], FDC37M81 Datasheet - Page 147

no-image

FDC37M81

Manufacturer Part Number
FDC37M81
Description
PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
Manufacturer
SMSC [SMSC Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FDC37M812
Manufacturer:
SMSC
Quantity:
1
Part Number:
FDC37M812
Manufacturer:
NEC
Quantity:
6 000
Part Number:
FDC37M812
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
FDC37M812
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
FDC37M812
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
FDC37M813
Manufacturer:
FORTUNE
Quantity:
176
Part Number:
FDC37M813
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
FDC37M817
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
FDC37M817-MS
Manufacturer:
Microchip Technology
Quantity:
10 000
Note:
Note:
Note:
Note:
Note 1: The default value of the Primary Interrupt Select register for logical device 0 is 0x06.
Interrupt
Request Level
Select 0
Default = 0x00
or 0X06
(Note 1)
on VCC POR,
VTR POR,
SOFT RESET
and HARD
RESET
NAME
nSMI must be disabled to use IRQ2.
An Interrupt is activated by setting the Interrupt Request Level Select 0 register to a non-zero
value AND :
IRQ pins must tri-state if not used/selected by any Logical Device. Refer to Note A.
All IRQ’s are available in Serial IRQ mode. Only IRQ[3:7] and IRQ[10:12] are available in
Parallel IRQ mode.
For the FDC logical device by setting DMAEN, bit D3 of the Digital Output Register.
For the PP logical device by setting IRQE, bit D4 of the Control Port and in addition
For the PP logical device in ECP mode by clearing serviceIntr, bit D2 of the ecr.
For the Serial Port logical device by setting any combination of bits D0-D3 in the IER
For the RTC by (refer to the RTC section of this spec).
For the KYBD logical device (refer to the KYBD controller section of this spec).
Table 56 - Interrupt Select Configuration Register Description
0x70 (R/W)
REG INDEX
and by setting the OUT2 bit in the UART's Modem Control (MCR) Register.
Bits[3:0] selects which interrupt level is used for
Interrupt 0.
Note: All interrupts are edge high (except ECP/EPP)
Note: nSMI is active low
0x00= no interrupt selected
0x01= IRQ1
0x02= IRQ2/nSMI
0x03= IRQ3
0x04= IRQ4
0x05= IRQ5
0x06= IRQ6
0x07= IRQ7
0x08= IRQ8
0x09= IRQ9
0x0A= IRQ10
0x0B= IRQ11
0x0C= IRQ12
0x0D= IRQ13
0x0E= IRQ14
0x0F= IRQ15
147
DEFINITION
STATE
C

Related parts for FDC37M81