HD6412332 RENESAS [Renesas Technology Corp], HD6412332 Datasheet - Page 321

no-image

HD6412332

Manufacturer Part Number
HD6412332
Description
Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2300 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6412332
Manufacturer:
SMD
Quantity:
6
Part Number:
HD6412332FC25V
Manufacturer:
ALLEGRO
Quantity:
4 340
Part Number:
HD6412332VFC25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Write Data Buffer Function: When the WDBE bit of BCRL in the bus controller is set to 1,
enabling the write data buffer function, dual address transfer external write cycles or single
address transfers and internal accesses (on-chip memory or internal I/O registers) are executed in
parallel.
• Write Data Buffer Function and DMAC Register Setting
• Write Data Buffer Function and DMAC Operation Timing
• Write Data Buffer Function and TEND Output
If the setting of a register that controls external accesses is changed during execution of an
external access by means of the write data buffer function, the external access may not be
performed normally. Registers that control external accesses should only be manipulated when
external reads, etc., are used with DMAC operation disabled, and the operation is not
performed in parallel with external access.
The DMAC can start its next operation during external access using the write data buffer
function. Consequently, the DREQ pin sampling timing, TEND output timing, etc., are
different from the case in which the write data buffer function is disabled. Also, internal bus
cycles maybe hidden, and not visible.
A low level is not output at the TEND pin if the bus cycle in which a low level is to be output
at the TEND pin is an internal bus cycle, and an external write cycle is executed in parallel
with this cycle. Note, for example, that a low level may not be output at the TEND pin if the
write data buffer function is used when data transfer is performed between an internal I/O
register and on-chip memory.
If at least one of the DMAC transfer addresses is an external address, a low level is output at
the TEND pin.
Figure 7.42 shows an example in which a low level is not output at the TEND pin.
Rev.4.00 Sep. 07, 2007 Page 291 of 1210
REJ09B0245-0400

Related parts for HD6412332