PSB7238 SIEMENS [Siemens Semiconductor Group], PSB7238 Datasheet - Page 117

no-image

PSB7238

Manufacturer Part Number
PSB7238
Description
Joint Audio Decoder-Encoder - Multimode
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSB7238-SFV1.1
Manufacturer:
RENESAS
Quantity:
18
Part Number:
PSB7238F
Manufacturer:
INFINEON
Quantity:
96
Part Number:
PSB7238FV1.1/V1.2
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
PSB7238FV1.1/V1.2
Manufacturer:
TOS
Quantity:
5 510
Part Number:
PSB7238SFV1.1
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PSB7238SFV1.1
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
PSB7238SFV1.1
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
RSTA
VFR
RDO
CRC
RAB
Receive Status Register
This byte is the same as the byte appended in the RFIFO to the last byte (or CRC) of the
frame. The value is updated after the end flag has been received and before RSTA is
written to the RFIFO and RME interrupt status is generated.
The status register is completely reset with every start flag. Thus, the DSP/host should
always use the RSTA value from the RFIFO to evaluate the status at the end of the
corresponding frame, since the register contents does not necessarily refer to the current
frame being read from the RFIFO.
Has no meaning in transparent mode.
Semiconductor Group
Valid Frame
Indicates whether the frame length is valid (1) or not (0).
Set:
Reset: All other frame lengths, with every new start flag
Receive Data Overflow
At least one byte of the frame has been lost because it could not be stored
in the FIFO.
Set:
Reset: With every new start flag
CRC check
Correct (1) or incorrect (0). The value is updated after the end flag has been
received and before RSTA is written to the RFIFO and RME interrupt status
is generated.
Set:
Reset: CRC incorrect, with every new start flag
Receive Message Aborted
Frame aborted by the remote station (7 consecutive ‘1’s received), yes (1)
or no (0).
Set:
Reset: With every new start flag
Bit 7
VFR
If the frame length (transparent data without zero insertion) is a
multiple of 8 bits and the frame contains at least 16 bits.
When one byte of frame data is available from the HDLC bitengine
but cannot be stored in the RFIFO because it’s full.
After 7 consecutive ‘1’s have been received
CRC correct
RDO
CRC
RSTA
RAB
117
Read
Register Description
Data Sheet 1998-07-01
Address 21
PSB 7238
Bit 0
H

Related parts for PSB7238