PSB7238 SIEMENS [Siemens Semiconductor Group], PSB7238 Datasheet - Page 126

no-image

PSB7238

Manufacturer Part Number
PSB7238
Description
Joint Audio Decoder-Encoder - Multimode
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSB7238-SFV1.1
Manufacturer:
RENESAS
Quantity:
18
Part Number:
PSB7238F
Manufacturer:
INFINEON
Quantity:
96
Part Number:
PSB7238FV1.1/V1.2
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
PSB7238FV1.1/V1.2
Manufacturer:
TOS
Quantity:
5 510
Part Number:
PSB7238SFV1.1
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PSB7238SFV1.1
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
PSB7238SFV1.1
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Semiconductor Group
Transmit Channel Capacity Register
XCCR
XCC
Interrupt Status Register
ISR
RME
RPF
RFO
Transmit Channel Capacity
Defines the number of bits in the transmit time-slot.
Number of bits = XCC + 1 (1 … 256 bits/time-slot).
Receive Message End
One complete frame of length less than 32 bytes, or the last part of a frame
at least 32 bytes long is stored in the receive FIFO, including the status byte.
No RPF is generated in this case. The number of bytes stored is given by
RBC bits 0-4. Has no meaning in transparent mode.
Set:
Reset: After ISR is read, after RRES, after hardware reset.
Receive Pool Full
32 bytes of a frame have arrived in the receive FIFO. The frame has not yet
been completely received. In transparent mode, signifies that 32 bytes can
be read from the FIFO.
Set:
Reset: After ISR is read, after RRES, after hardware reset.
Receive Frame Overflow
Indicates that a frame has been lost because the FIFO was full at the
reception of the beginning of a frame. In transparent mode, signifies that
data has been lost because no room was available in RFIFO.
Set:
Reset: After ISR is read, after RRES, after hardware reset.
XCC7
Bit 7
RME
Bit 7
When the last part of a frame has been transferred to the DSP/host
accessible part of RFIFO.
When a part of a frame (but not the last part) has been transferred
to the DSP/host accessible part of RFIFO.
The DSP/host inaccessible part of RFIFO is full and the beginning
of a new frame is detected.
XCC6
RPF
XCC5
RFO
ISR
XCC4
XCCR
126
XPR
XCC3
XDU
Read
Read/Write
XCC2
ALLS
Register Description
Data Sheet 1998-07-01
XCC1
Address 2C
Address 2B
PSB 7238
XCC0
Bit 0
Bit 0
H
H

Related parts for PSB7238