AT90PWM216-16SE ATMEL [ATMEL Corporation], AT90PWM216-16SE Datasheet - Page 169

• Manufacturer Part Number: AT90PWM216-16SE
• Description: 8-bit Microcontroller with 16K Bytes In-System Programmable flash
• Manufacturer: ATMEL [ATMEL Corporation]

16.25.14 PSC n Input A Control Register – PFRCnA
16.25.15 PSC n Input B Control Register – PFRCnB
7710D–AVR–08/09
• Bit 2 – PARUN2 : PSC 2 Autorun
When this bit is set, the PSC 2 starts with PSC1. That means that PSC 2 starts :
• Bit 1 – PCCYC2 : PSC 2 Complete Cycle
When this bit is set, the PSC 2 completes the entire waveform cycle before halt operation
requested by clearing PRUN2. This bit is not relevant in slave mode (PARUN2 = 1).
• Bit 0 – PRUN2 : PSC 2 Run
Writing this bit to one starts the PSC 2.
When set, this bit prevails over PARUN2 bit.
The Input Control Registers are used to configure the 2 PSC’s Retrigger/Fault block A & B. The
2 blocks are identical, so they are configured on the same way.
• Bit 7 – PCAEnx : PSC n Capture Enable Input Part x
Writing this bit to one enables the capture function when external event occurs on input selected
as input for Part x (see PISELnx bit in the same register).
• Bit 6 – PISELnx : PSC n Input Select for Part x
Clear this bit to select PSCINn as input of Fault/Retrigger block x.
Set this bit to select Comparator n Output as input of Fault/Retrigger block x.
• Bit 5 –PELEVnx : PSC n Edge Level Selector of Input Part x
When this bit is clear, the falling edge or low level of selected input generates the significative
event for retrigger or fault function .
When this bit is set, the rising edge or high level of selected input generates the significative
event for retrigger or fault function.
• Bit 4 – PFLTEnx : PSC n Filter Enable on Input Part x
Setting this bit (to one) activates the Input Capture Noise Canceler. When the noise canceler is
activated, the input from the retrigger pin is filtered. The filter function requires four successive
equal valued samples of the retrigger pin for changing its output. The Input Capture is therefore
delayed by four oscillator cycles when the noise canceler is enabled.
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
• when PRUN1 bit in PCTL1 register is set,
• or when PARUN1 bit in PCTL1 is set and PRUN0 bit in PCTL0 register is set.
PCAEnA
PCAEnB
R/W
R/W
7
0
7
0
PISELnA
PISELnB
R/W
R/W
6
6
0
0
PELEVnA
PELEVnB
R/W
R/W
5
0
5
0
PFLTEnA
PFLTEnB
R/W
R/W
4
0
4
0
PRFMnA3 PRFMnA2 PRFMnA1 PRFMnA0
PRFMnB3 PRFMnB2 PRFMnB1 PRFMnB0
R/W
R/W
3
0
3
0
AT90PWM216/316
R/W
R/W
2
0
2
0
R/W
R/W
1
0
1
0
R/W
R/W
0
0
0
0
PFRCnA
PFRCnB
169