WM8351CGEB/RV WOLFSON [Wolfson Microelectronics plc], WM8351CGEB/RV Datasheet - Page 204

• Manufacturer Part Number: WM8351CGEB/RV
• Manufacturer: WOLFSON [Wolfson Microelectronics plc]

WM8351
w
The first-level AUXADC_INT interrupt comprises several second-level interrupts for the auxiliary ADC
and associated digital comparators. Each of these has a status bit in Register R26 and a mask bit in
Register R34, as defined in Table 149.
R26 (1Ah)
Interrupt Status
2
R34 (22h)
Interrupt Status
2 Mask
Table 149 AUXADC Interrupts
24.3.8
The first-level RTC_INT interrupt comprises three second-level interrupts for the Real Time Clock.
Each of these has a status bit in Register R25 and a mask bit in Register R33, as defined in Table
150.
R25 (19h)
Interrupt Status
1
R33 (21h)
Interrupt Status
1 Mask
Table 150 RTC Interrupts
24.3.7
ADDRESS
ADDRESS
AUXADC AND DIGITAL COMPARATOR INTERRUPTS
RTC INTERRUPTS
8:4
BIT
BIT
7:5
8
7
6
5
4
7
6
5
AUXADC_DATARDY_EINT
AUXADC_DCOMP4_EINT
AUXADC_DCOMP3_EINT
AUXADC_DCOMP2_EINT
AUXADC_DCOMP1_EINT
“IM_” + name of respective bit
in R26
RTC_PER_EINT
RTC_SEC_EINT
RTC_ALM_EINT
“IM_” + name of respective bit
in R25
LABEL
LABEL
Auxiliary data ready.
(Rising Edge triggered)
Note: This bit is cleared once read.
DCOMP4 interrupt.
(Rising Edge triggered)
Note: This bit is cleared once read.
DCOMP3 interrupt.
(Rising Edge triggered)
Note: This bit is cleared once read.
DCOMP2 interrupt.
(Rising Edge triggered)
Note: This bit is cleared once read.
DCOMP1 interrupt.
(Rising Edge triggered)
Note: This bit is cleared once read.
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Each bit in R34 enables or masks the
corresponding bit in R26. The default
value for these bits is 0 (unmasked).
RTC periodic interrupt.
(Rising Edge triggered)
Note: This bit is cleared once read.
RTC 1s rollover complete (1Hz tick).
(Rising Edge triggered)
Note: This bit is cleared once read.
RTC alarm signalled.
(Rising Edge triggered)
Note: This bit is cleared once read.
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Each bit in R33 enables or masks the
corresponding bit in R25. The default
value for these bits is 0 (unmasked).
DESCRIPTION
DESCRIPTION
PD, April 2012, Rev 4.5
Production Data
204