MT90520AG ZARLINK [Zarlink Semiconductor Inc], MT90520AG Datasheet - Page 104
![no-image](/images/no-image-200.jpg)
MT90520AG
Manufacturer Part Number
MT90520AG
Description
8-Port Primary Rate Circuit Emulation AAL1 SAR
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
1.MT90520AG.pdf
(180 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 104 of 180
- Download datasheet (2Mb)
Modes of Operation (PLL_INPUT_SEL bits)
The PLL has four major modes of operation which are configured on a per-port basis via the PLL_INPUT_SEL bits
in the Clocking Configuration Registers. The four modes are, briefly, as follows:
•
•
•
•
Note that the UDT RX_SAR and SDT RX_SAR Reassembly Control Structures must be configured appropriately if
either Adaptive or SRTS Clock Recovery methods are to be used. For more details, refer to the UDT RX_SAR and
SDT RX_SAR module descriptions in Section 4.6.1, “UDT RX_SAR and SDT RX_SAR Modules” earlier in this
document.
Line-clocking mode: Synchronize to a 1.544 MHz, 2.048 MHz, or 4.096 MHz clock input to the chip on the
port’s corresponding STiCLK input line. Generate an outgoing clock with the appropriate frequency. The
outgoing service clock (1.544 MHz, 2.048 MHz, or 4.096 MHz) is phase-locked to the input clock. This mode
of operation may be used to “clean up” a jittery input clock. In line-clocking mode, the maximum locking time
is about 15 seconds.
SRTS mode: Synchronize to the incoming RTS nibbles (time stamps). Generate a 1.544 MHz, 2.048 MHz, or
4.096 MHz clock. The proper service output clock is fed into the per-port SRTS generator (outlined in
Section 4.7.2.4, “Transmit SRTS Circuit Sub-module,” on page 99) to generate a local RTS value that is
compared with subsequent received RTS values. In SRTS mode, the maximum locking time is
approximately 100 seconds.
Network mode: Similar to line-clocking mode, but the input clock is an 8 kHz clock (coming either directly
from the PHY_CLK pin or from a divided down version of a 19.44 MHz clock input at the PHY_CLK pin). The
8 kHz clock is sourced from the Clock Management module, as explained in Section 4.7.2.3, “Network Clock
Divider Circuit,” on page 97. The output clock (1.544 MHz, 2.048 MHz, or 4.096 MHz) is synchronous and
phase-locked to the 8 kHz input clock. In network mode, the maximum locking time is about 40 seconds.
Adaptive mode: Synchronize to the incoming cell stream by monitoring the fill level of a VC’s Reassembly
Circular Buffers. The PLL receives a phaseword from the UDT RX_SAR or SDT RX_SAR. A clock rate of
approximately 1.544 MHz, 2.048 MHz, or 4.096 MHz is generated, depending upon the PLL_FREQ_SEL
bits.
Phaseword
Received
Clock
RTS
* - outside PLL module
Detector
Phase
Generator
Figure 43 - Block Diagram of the Digital PLL Module
DCO_DIFF
SRTS
*
Filter implemented in
software (via CPU)
Loop
Filter
Zarlink Semiconductor Inc.
fnxi
MT90520
104
DCO
Network mode
Divider
8 kHz_PLL
Mux
2:1
frequency
offset
output
clock
RTS out
Data Sheet
Related parts for MT90520AG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![SL1430](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Zarlink Semiconductor Inc [TV IF PREAMPLIFIER]
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MT312C](/images/no-image3.png)
Part Number:
Description:
Satellite Channel Decoder
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![MSC60028/IG/DP2S](/images/no-image3.png)
Part Number:
Description:
Power Factor Controller
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![P10C68-](/images/no-image3.png)
Part Number:
Description:
CMOS/SNOS NVSRAM HIGH PERFORMANCE 8 K x 8 NON-VOLATILE STATIC RAM
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2009KG](/images/no-image3.png)
Part Number:
Description:
Dual stage IF amplifier for cable tuners
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2101C](/images/no-image3.png)
Part Number:
Description:
Synthesized Broadband Converter with Programmable Power
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2150KG](/images/no-image3.png)
Part Number:
Description:
Cable Tuner Front End LNA with AGC
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2150LH2S](/images/no-image3.png)
Part Number:
Description:
Front End Power Splitter with AGC
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2524HP](/images/no-image3.png)
Part Number:
Description:
1.3GHz Dual Wideband Logarithmic Amplifier
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2610IG](/images/no-image3.png)
Part Number:
Description:
Wide Dynamic Range Image Reject MOPLL
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1451NADP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND PLL FM DETECTOR FOR SATELLITE TV
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1452NAMP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LINEAR FM DETECTOR FOR SATELLITE TV
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL161](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LOG IF STRIP AMPLIFIER
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1613CDP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LOG IF STRIP AMPLIFIER
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1640](/images/no-image3.png)
Part Number:
Description:
THIS DOCUMENT IS FOR MAINTENANCE PURPOSES ONLY AND IS NOT RECOMMENDED FOR NEW DESIGNS
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet: