ATSAM3X4EA-AU Atmel, ATSAM3X4EA-AU Datasheet - Page 410
ATSAM3X4EA-AU
Manufacturer Part Number
ATSAM3X4EA-AU
Description
ARM Microcontrollers - MCU QFP144,GREEN, IND TEMP, MRL A
Manufacturer
Atmel
Datasheet
1.ATSAM3X8EA-AU.pdf
(1467 pages)
Specifications of ATSAM3X4EA-AU
Rohs
yes
Core
ARM Cortex M3
Processor Series
SAM3X
Data Bus Width
32 bit
Maximum Clock Frequency
84 MHz
Program Memory Size
256 KB
Data Ram Size
64 KB
On-chip Adc
Yes
Operating Supply Voltage
2.4 V to 3.6 V
Operating Temperature Range
- 40 C to +85 C
Package / Case
LQFP-144
Mounting Style
SMD/SMT
Factory Pack Quantity
60
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 410 of 1467
- Download datasheet (8Mb)
26.5.4
26.6
26.6.1
Figure 26-2. Write Burst SDRAM Access
410
410
SDRAMC_A[12:0]
SDWE
SDCS
SDCK
DATA
Functional Description
RAS
CAS
SAM3X/A
SAM3X/A
Power Management
SDRAM Controller Write Cycle
Row n
The SDRAM Controller may be clocked through the Power Management Controller (PMC), thus
the programmer must first configure the PMC to enable the SDRAM Controller clock. The
SDRAM Controller Clock (not the SDCK pin) is managed by the Static Memory Controller Clock.
The SDRAM Clock on SDCK pin will be output as soon as the first access to the SDRAM is done
during the initialization phase.
If one needs to stop the SDRAM clock signal, the Low Power Mode Register (SDRAMC_LPR)
must be programmed with the sefl-refresh command.
The SDRAM Controller allows burst access or single access. In both cases, the SDRAM control-
ler keeps track of the active row in each bank, thus maximizing performance. To initiate a burst
access, the SDRAM Controller uses the transfer type signal provided by the master requesting
the access. If the next access is a sequential write access, writing to the SDRAM device is car-
ried out. If the next access is a write-sequential access, but the current access is to a boundary
page, or if the next access is in another row, then the SDRAM Controller generates a precharge
command, activates the new row and initiates a write command. To comply with SDRAM timing
parameters, additional clock cycles are inserted between precharge/active (t
active/write (t
Configuration Register” on page
t
RCD
= 3
col a
RCD
Dna
) commands. For definition of these timing parameters, refer to the
col b
Dnb
col c
Dnc
420. This is described in
col d
Dnd
col e
Dne
col f
Dnf
col g
Dng
Figure 26-2
col h
Dnh
col i
Dni
below.
col j
Dnj
11057B–ATARM–28-May-12
11057B–ATARM–28-May-12
RP
) commands and
col k
Dnk
“SDRAMC
col l
Dnl
Related parts for ATSAM3X4EA-AU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Development Boards & Kits - ARM EVAL KIT SAM3X & SAM3A series
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
DEV KIT FOR AVR/AVR32
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet: