N25Q128A13BSF40F NUMONYX, N25Q128A13BSF40F Datasheet - Page 58
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
N25Q128A13BSF40F
Manufacturer Part Number
N25Q128A13BSF40F
Description
IC SRL FLASH 128MB NMX 16-SOIC
Manufacturer
NUMONYX
Series
Forté™r
Datasheet
1.N25Q128A13B1240F.pdf
(157 pages)
Specifications of N25Q128A13BSF40F
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
128M (16M x 8)
Speed
108MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
N25Q128A13BSF40F
Manufacturer:
MICRON
Quantity:
15 000
Part Number:
N25Q128A13BSF40F
Manufacturer:
MICRON
Quantity:
20 000
Instructions
Table 17.
Table 18.
Figure 10. Read identification instruction and data-out sequence
9.1.2
58/157
20h
Reserved Reserved Reserved
Bit 7
Manufacturer
Identification
When Chip Select (S) is driven High, the device is put in the Standby Power mode. Once in
the Standby Power mode, the device waits to be selected, so that it can receive, decode and
execute instructions.
Read Identification data-out sequence
Extended Device ID table (first byte)
Read Data Bytes (READ)
The device is first selected by driving Chip Select (S) Low. The instruction code for the Read
Data Bytes (READ) instruction is followed by a 3-byte address (A23-A0), each bit being
latched-in during the rising edge of Serial Clock (C). Then the memory contents, at that
address, is shifted out on Serial Data output (DQ1), each bit being shifted out, at a
maximum frequency fR, during the falling edge of Serial Clock (C).
The first byte addressed can be at any location. The address is automatically incremented
to the next higher address after each byte of data is shifted out. The whole memory can,
therefore, be read with a single Read Data Bytes (READ) instruction. When the highest
address is reached, the address counter rolls over to 000000h, allowing the read sequence
to be continued indefinitely.
The Read Data Bytes (READ) instruction is terminated by driving Chip Select (S) High. Chip
Select (S) can be driven High at any time during data output. Any Read Data Bytes (READ)
Bit 6
Memory type
BAh
Bit 5
Device identification
VCR XIP bit setting:
0 = required,
1 = not required
Memory capacity
18h
Bit 4
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Hold/Reset function:
0 = HOLD,
1 = Reset
EDID+CFD length
10h
Bit 3
Addressing:
0 = by Byte,
©2010 Micron Technology, Inc. All rights reserved.
EDID
2 bytes
Bit 2
UID
Architecture:
00 = Uniform,
01 = Bottom,
11 = Top
CFD
14 bytes
N25Q128 - 3 V
Bit 1
Bit 0