N25Q128A13BSF40F NUMONYX, N25Q128A13BSF40F Datasheet - Page 72

no-image

N25Q128A13BSF40F

Manufacturer Part Number
N25Q128A13BSF40F
Description
IC SRL FLASH 128MB NMX 16-SOIC
Manufacturer
NUMONYX
Series
Forté™r
Datasheet

Specifications of N25Q128A13BSF40F

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
128M (16M x 8)
Speed
108MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
N25Q128A13BSF40F
Manufacturer:
MICRON
Quantity:
15 000
Part Number:
N25Q128A13BSF40F
Manufacturer:
ST
0
Part Number:
N25Q128A13BSF40F
Manufacturer:
MICRON
Quantity:
20 000
Instructions
9.1.16
72/157
DQ0
DQ1
DQ2
DQ3
C
S
Chip Select (S) must be driven High after the eighth bit of the last data byte has been
latched in, otherwise the Quad Input Fast Program (QIFP) instruction is not executed.
As soon as Chip Select (S) is driven High, the self-timed Page Program cycle (whose
duration is tPP) is initiated. While the Quad Input Fast Program (QIFP) cycle is in progress,
the Status Register may be read to check the value of the Write In Progress (WIP) bit. The
Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and 0 when it is
completed. At some unspecified time before the cycle is completed, the Write Enable Latch
(WEL) bit is reset. Alternately, it is possible to read the Flag Status Register to check if the
internal modify cycle is finished.
A Quad Input Fast Program (QIFP) instruction applied to a page that belongs to a hardware
or software protected sector is not executed. A Quad Input Fast Program cycle can be
paused by mean of Program/Erase Suspend (PES) instruction and resumed by mean of
Program/Erase Resume (PER) instruction.
Figure 24. Quad Input Fast Program instruction sequence
Quad Input Extended Fast Program
The Quad Input Extended Fast Program (QIEFP) instruction is very similar to the Quad
Input Fast Program (QIFP), except that the address bits are shifted in on four pins (pin DQ0,
pin DQ1, pin W/VPP/DQ2 and pin HOLD/DQ3) instead of only one.
0
‘1’
1
Instruction
2
3
4
5
6
7
23 22 21
8
9 10
24-bit address
Don’t Care
Don’t Care
Don’t Care
3
28 29 30 31 32 33
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2
1
0
4
7
MSB
5
6
1
Data In
3
0
1
2
34 35 36
4
7
MSB
5
6
2
0
3
1
2
MSB
4
7
5
6
3
©2010 Micron Technology, Inc. All rights reserved.
Data In
37
0
1
3
2
MSB
38
4
7
5
6
4
39
3
0
1
2
40
4
5
7
6
MSB
Quad_Input_Fast_Program
5
Data In
N25Q128 - 3 V
41
0
1
2
3
42
4
5
6
7
MSB
6
43
1
2
3
0

Related parts for N25Q128A13BSF40F